## KSZ8021/KSZ8031 to KSZ8081/KSZ8091 (24-QFN) -- Hardware Differences

Hardware Pin Differences: Tabulated are only pin differences between parts (pins common to all parts are not shown)
Internal pull-up/pull-down values for the strapping pins are indicated after table

\* For unmanaged mode (power-up default setting),

KSZ8021RNL, KSZ8081RND, KSZ8091RND takes in the 50MHz clock KSZ8031RNL, KSZ8081RNA, KSZ8091RNA takes in the 25MHz crystal / clock

After power-up, All Parts can be programmed via PHY register 1Fh bit [7] to either 25MHz mode or 50MHz mode.

Rev 1.0 Created

* Na  ** RXER  ** INTRP			RMII Receive Error Ou Interrupt Output: Prog This pin has a weak p	ammable Interrupt Output				Name		lpd/O A	Note: At the de-assertion of reset, this pin needs to latch in a pu operation. If MAC side pulls this pin high, PHY will goes to	factory test	9 for norma	al	Name		Type lpd/O	RMII Mode: RMII R	Function Receive Error Output			
			Interrupt Output: Prog	ammable Interrupt Output				RXER		lpd/O A	Note: At the de-assertion of reset, this pin needs to latch in a pu operation. If MAC side pulls this pin high, PHY will goes to	factory test	e for norma	al	RXER /		lpd/O	RMII Mode: RMII R	Receive Error Output			
3 INTRP	,	lpu/Opu	Interrupt Output: Prog This pin has a weak p	ammable Interrupt Output II-up, is open drain like, and requires ar							MII mode: MII Transmit Clock output Note: At the de-assertion of reset, this pin needs to latch in a pull-down value for normal operation. If MAC side pulls this pin high PIV will goes to factory test mode, see Register 16h, set Bit (15)=0" or solution. Or an external pull-down resistor is recommended.							RMII Mode: RMII Receive Error Output  Config Mode: The pull-up/pull-down value is latched as PME_EN at the de-assertion of reset.				
				put: Programmable Interrupt Output a weak pull-up, is open drain like, and requires an external 1.0KΩ pull-up resistor.				INTRP	1	pu/Opu S	Sames as KSZ8021RNL (0.13um) and KSZ8031RNL (0.13um)				INTRP / PME_N2		lpu/Opu	Interrupt Output: Programmable Interrupt Output  4 PIME: N Output: Programmable PIME: N Output (pin option 2)  This pin has a weak pull-up, is open drain like, and requires an external 1.0KΩ pull-up resistor.				
LED0 / 23 ANEN_SPEED		lpu/O		t: Programmable LED0 Output /  It: Latched as Auto-Negofilation Enable (register 0h, bit [12]) and SPEED (register 0h, bit [13]) section of reset.			LED0 / 3]) ANEN_SPEED		lpu/O S	Sames as KSZ8021RNL (0.13um) and KSZ8031RNL (0.13um)				LED0 / PME_N1 /		lpu/O	LED Output: Programmable LED0 Output / PME_N Output: Programmable PME_N Output (pin option 1) In this mode, this pin has a weak pull-up, is open drain like, and requires an external 1.0KΩ pull-up resident.			al 1.0KΩ		
															ANEN_SPEED		Config Mode: Latched as Auts-Negotiation Enable (register 0h, bit [12]) and SPEED (register 0h, bit [13]) at the de-assertion of reset.					
	Symbol	ol Parameter		ondition	Min.	Typ. A	Max. Units	1	Symbol	Parameter	Condition	Min.	Typ.	Max. Un	5	Symbol	Parameter	r	Condition	Min.	Typ.	Max. Un
	K\$Z8021	021/31RNL All Pu	I Pull-Up / Pull-Down Pins (including Strapping Pins)				]	K.\$Z8081RND:RNA. All Pull-Up/Pull-Down Pins (including Strapping Pins)					7	KS28091	INDENA A	All Pull-Up/Pull-Down Pins (including Strapping Pins)						
	1000	400000000		Vooc=3.3V 29 43 76			1		T	V <sub>2000</sub> = 3.3V	30	45	73 KS			1		Voor = 2.2V	30	45	73	
	pu	Internal Put-		pe=25V	37		102 KD		DU	Internal Pull-U	Up Resistance Vonc = 2.5V	39	61	102 KG		pu	Internal Pull-Up Resistance		Vooc = 2.5V			102
			1	Voce=1.8V 57 100 187 Voce=3.3V 27 43 76		187	. [	15		Vonc = 1.8V			178 kd				(10)	Voce = 1.8V	48	99	178	





