1	Laser Frame in Calibration Mode							
1	Word #	Word	Name	Origin	Mea	aning or comment	Lasco Init	
1								
2	0	B0 F0 00 00	Start of Frame	VME	Control Word		0xB0F00000	
3	1	EE 12 34 EE	Start of Header Marker	VME			0xEE1234EI	
1	2	00 00 00 09	Header Size	VME			Q	
Second Column	3	03 01 01 00	Format Version Number	VME	Major = 3.01	Minor = 1.00	0x03010100	
Fig. Fig.	4	00 50 00 00	Source Identifier	VME	0x50 = LASCAR		0x0050000	
8	5	rr rr rr rr	Run Number	VME			(
S	6	ee	Extended Event Identifier	FPGA	ee = ECRId	IIIII= LIAId	(
10	7	00 00 0b bb	Bunch Identifier	FPGA	BCID		(
10	8	00 00 00 tt	L1A Tigger Type	FPGA			(
11	9	00 00 00 tt	Detector Event Type	VME			(
11								
12	10	FF 12 34 FF	Start of Fragment Marker	VME			0xFF1234FI	
13	11	00 00 00 nn	Fragment Size	VME			28	
14	12	00 20 00 16	Sub-Fragment Id	VME			0x00200016	
15	13	00 00 00 tt	Daq Type	FPGA	·		(
16	14	nn nn nn nn	Count	FPGA	Depend on Daq Type			
17	15	rr rr mm mm	Laser Intensity	FPGA	rrrr= Requested Intensity	mmmm = measured intensity	(
18	16	00 Of dd dd	Filter -Delay Laser	FPGA	f = filter	dddd = Delay Slama		
19	17	00 00	Linearity DAC Value	FPGA				
20	18	II II hh hh	ADC Channel 0 & 1	FPGA	PhotoDiode K7 No 1	High & Low Gain		
21	19	ll ll hh hh	ADC Channel 2 & 3	FPGA	PhotoDiode K7 No 2	High & Low Gain	(
22	20	ll ll hh hh	ADC Channel 4 & 5	FPGA	PhotoDiode K7 No 3	High & Low Gain	(
23	21	ll ll hh hh	ADC Channel 6 & 7	FPGA	PhotoDiode K7 No 4	High & Low Gain	(
24	22	ll ll hh hh	ADC Channel 8 & 9	FPGA	PhotoDiode K7 No 5	High & Low Gain	(
25	23	ll ll hh hh	ADC Channel 10 & 11	FPGA	PhotoDiode K7 No 6	High & Low Gain	(
26	24	ll ll hh hh	ADC Channel 12 & 13	FPGA	PhotoDiode K7 No 7	High & Low Gain		
27	25	ll ll hh hh	ADC Channel 14 & 15	FPGA	PhotoDiode K7 No 8	High & Low Gain	(
28 II II Ih h h ADC Channel 20 & 21 FPGA PhotoMultiplier N° 0 High & Low Gain 29 II II Ih h h ADC Channel 22 & 23 FPGA External CIS N° 0 High & Low Gain 30 II II Ih h h ADC Channel 24 & 25 FPGA Internal CIS High & Low Gain 31 II II Ih h h ADC Channel 26 & 27 FPGA PhotoDiode Phocal High & Low Gain 32 II II Ih h h ADC Channel 28 & 29 FPGA PhotoMultiplier N° 1 High & Low Gain 33 II II Ih h h ADC Channel 30 & 31 FPGA External CIS N° 1 High & Low Gain 34 aa aa bb bb TDC 1 & 0 FPGA External CIS N° 1 High & Low Gain 35 xx xx xx xx Bolobal Satus FPGA ????????????????????????????????????	26	ll ll hh hh	ADC Channel 16 & 17	FPGA	PhotoDiode K7 No 9	High & Low Gain	(
29	27	ll ll hh hh	ADC Channel 18 & 19	FPGA	PhotoDiode K7 No 10	High & Low Gain	(
30		ll ll hh hh	ADC Channel 20 & 21	FPGA	PhotoMultiplier N° 0	High & Low Gain	(
31 II II Ih h h ADC Channel 26 & 27 FPGA PhotoDiode Phocal High & Low Gain 32 II II h h h ADC Channel 28 & 29 FPGA PhotoMultiplier N° 1 High & Low Gain 33 II II h h h ADC Channel 30 & 31 FPGA External CIS N° 1 High & Low Gain 34 aa aa b b b TDC 1 & 0 FPGA aaa a = TDC N° 1 bbbb = TDC N° 0 35 xx xx xx xx Global Satus FPGA ??????????????? 36 xx xx xx xx DCS Time Stamp FPGA 37 00 00 0p pp PhotoDiode Polarity FPGA 38 00 00 00 00 Status Element VME 40 00 00 00 01 Number of status Element VME 40 00 00 00 01 Status Block Position VME	29	ll ll hh hh	ADC Channel 22 & 23	FPGA	External CIS N° 0	High & Low Gain		
32	30	ll ll hh hh	ADC Channel 24& 25	FPGA	Internal CIS	High & Low Gain		
33 II II Ihh Ihh ADC Channel 30 & 31 FPGA External CIS N° 1 High & Low Gain 34 aa aa bb bb TDC 1 & 0 FPGA aaaa = TDC N° 1 bbbb = TDC N° 0 35 xx xx xx xx Global Satus FPGA ??????????????? 36 xx xx xx xx DCS Time Stamp FPGA 37 00 00 0p pp PhotoDiode Polarity FPGA 38 00 00 00 00 Status Element VME 40 00 00 00 01 Number of status Element VME 40 00 00 00 01 Status Block Position VME	31	ll ll hh hh	ADC Channel 26 & 27	FPGA	PhotoDiode Phocal	High & Low Gain	(
34 aa aa bb bb TDC 1 & 0 FPGA aaaa = TDC N°1 bbbb = TDC N°0 35 xx xx xx xx Global Satus FPGA ?????????????? 36 xx xx xx xx DCS Time Stamp FPGA 37 00 00 0p pp PhotoDiode Polarity FPGA 38 00 00 00 00 Status Element VME 40 00 00 00 01 Number of status Element VME 40 00 00 00 01 Status Block Position VME	32	ll ll hh hh	ADC Channel 28 & 29	FPGA	PhotoMultiplier N° 1	High & Low Gain		
35 xx xx xx xx Global Satus FPGA ???????????????? 36 xx xx xx xx DCS Time Stamp FPGA 37 00 00 0p pp PhotoDiode Polarity FPGA 38 00 00 00 00 Status Element VME 39 00 00 00 01 Number of status Element VME 40 00 00 00 nn Number of data Element VME 41 00 00 00 01 Status Block Position VME	33	II II hh hh	ADC Channel 30 & 31	FPGA			(
36 xx xx xx xx DCS Time Stamp FPGA Image: Company of the company						bbbb = TDC N°0	(
37 00 00 0p pp PhotoDiode Polarity FPGA 900 00 00 00 900 00 00 00 900 00 00 00 00 900 00 00 00 00 00 900 00 00 00 00 00 00 900 00 00 00 00 00 00 00 00 900 00 00 00 00 00 00 00 00 00 00 00 00		xx xx xx xx	Global Satus		???????????????		(
38 00 00 00 00 Status Element VME 0=OK 39 00 00 00 01 Number of status Element VME 40 00 00 00 nn Number of data Element VME 41 00 00 00 01 Status Block Position VME		xx xx xx xx		FPGA			(
39 00 00 00 01 Number of status Element VME 40 00 00 00 nn Number of data Element VME 41 00 00 00 01 Status Block Position VME		00 00 0р рр	PhotoDiode Polarity	FPGA			(
40 00 00 00 nn Number of data Element VME 2 41 00 00 00 01 Status Block Position VME	38	00 00 00 00	Status Element	VME	0=OK		(
40 00 00 00 nn Number of data Element VME 2 41 00 00 00 01 Status Block Position VME								
41 00 00 00 01 Status Block Position VME				VME				
	40	00 00 00 nn	Number of data Element	VME			28	
42 E0 F0 00 00 End of Frame VME Control Word 0xE0F0000	41	00 00 00 01	Status Block Position	VME				
	42	E0 F0 00 00	End of Frame	VME	Control Word		0xE0F00000	