| | Laser Frame in Acquistion Mode | | | |
|----------|--------------------------------|---|--------------|---|
| Word# | Word | Name | Origin | Meaning or comment |
| | PO FO 00 00 | Chart of Frame | VALC | Control Word |
| 1 | B0 F0 00 00 EE 12 34 EE | Start of Header Marker | VME VME | Control Word |
| 2 | 00 00 00 09 | Header Size | VME | |
| 3 | 03 01 01 00 | Format Version Number | VME | Major = 3.01 Minor = 1.00 |
| 4 | 00 50 00 00 | Source Identifier | VME | 0x50 = LASCAR |
| 5 | m m m m | Run Number | VME FPGA | ee = ECRId IIIIII= LIAId |
| 6 7 | ee 00 00 0b bb | Extended Event Identifier Bunch Identifier | FPGA | ee = ECRId IIIIII= LIAId BCID |
| 8 | 00 00 00 tt | L1A Tigger Type | FPGA | |
| 9 | 00 00 00 tt | Detector Event Type | VME | |
| | FE 10 04 FT | Chart of Conservat Mari | \#.45 | |
| 10 11 | FF 12 34 FF 00 00 00 nn | Start of Fragment Marker Fragment Size | VME VME | |
| 12 | 00 20 00 17 | Sub-Fragment Id | VME | |
| 13 | 00 00 00 tt | Daq Type | FPGA | Laser=20 |
| 14 | nn nn nn nn | Count | FPGA | Laser Count |
| 15 | rr rr mm mm | Laser Intensity | FPGA | rrrr= Requested Intensity mmmm = measured intensity |
| 16 17 | 00 0f dd dd 00 00 II II | Filter -Delay Laser Linearity DAC Value | FPGA FPGA | f = filter dddd = Delay Slama |
| 18 | II II hh hh | ADC Channel 0 & 1 | FPGA | PhotoDiode K7 No 1 High & Low Gain |
| 19 | II II hh hh | ADC Channel 2 & 3 | FPGA | PhotoDiode K7 No 2 High & Low Gain |
| 20 | II II hh hh | ADC Channel 4 & 5 | FPGA | PhotoDiode K7 No 3 High & Low Gain |
| 21 | II II hh hh II II hh hh | ADC Channel 6 & 7 ADC Channel 8 & 9 | FPGA FPGA | PhotoDiode K7 No 4 High & Low Gain PhotoDiode K7 No 5 High & Low Gain |
| 22 | II II hh hh | ADC Channel 8 & 9 ADC Channel 10 & 11 | FPGA | PhotoDiode K7 No 5 High & Low Gain PhotoDiode K7 No 6 High & Low Gain |
| 24 | II II hh hh | ADC Channel 12 & 13 | FPGA | PhotoDiode K7 No 7 High & Low Gain |
| 25 | II II hh hh | ADC Channel 14 & 15 | FPGA | PhotoDiode K7 No 8 High & Low Gain |
| 26 | II II hh hh | ADC Channel 16 & 17 | FPGA | PhotoDiode K7 No 9 High & Low Gain |
| 27 28 | II II hh hh | ADC Channel 18 & 19 | FPGA | PhotoDiode K7 No 10 High & Low Gain |
| 28 | II II hh hh II II hh hh | ADC Channel 20 & 21 ADC Channel 22 & 23 | FPGA FPGA | PhotoMultiplier N° 0 High & Low Gain External CIS N° 0 High & Low Gain |
| 30 | II II hh hh | ADC Channel 24& 25 | FPGA | Internal CIS High & Low Gain |
| 31 | II II hh hh | ADC Channel 26 & 27 | FPGA | PhotoDiode Phocal High & Low Gain |
| 32 | II II hh hh | ADC Channel 28 & 29 | FPGA | PhotoMultiplier N° 1 High & Low Gain |
| 33 34 | II II hh hh | ADC Channel 30 & 31 | FPGA FPGA | External CIS N° 1 High & Low Gain |
| 34 35 | aa aa bb bb xx xx xx xx | TDC 1 & 0 Global Satus | FPGA FPGA | aaaa = TDC N°1 bbbb = TDC N°0 FPGA Global Status |
| 36 | XX XX XX XX | DCS Time Stamp | FPGA | |
| 37 | 00 00 0p pp | PhotoDiode Polarity | FPGA | |
| 38 | 00 00 00 00 | Free | VME | |
| 39 40 | XX XX XX XX | Free Free | VME VME | |
| 41 | XX XX XX XX | Calibration Run Number | VME | |
| 42 | | Calibration Type | FPGA | 0 et 1=Pied, 2=Led, 3=Alpha |
| 43 | | Sum X _i channel 0 | FPGA | PhotoDiode K7 No 1 |
| 44 | | Sum X _i channel 1 | FPGA | |
| 45 | | Sum X _i ² LSB channel 0 | FPGA | |
| 46 | | Sum X _i ² MSB channel 0 | FPGA | |
| 47 | | Sum X _i ² LSB channel 1 | FPGA | |
| 48 | | Sum X _i ² MSB channel 1 | FPGA | |
| 49 | | Sum X _i channel 2 | FPGA | PhotoDiode K7 No 2 |
| 50 | | Sum X _i channel 3 | FPGA | |
| 51 | | Sum X _i ² LSB channel 2 | FPGA | |
| 52 | | Sum X _i ² MSB channel 2 | FPGA | |
| 53 | | Sum X _i ² LSB channel 3 | FPGA | |
| 54 | | Sum X _i ² MSB channel 3 | FPGA | |
| 55 | | Sum X _i channel 4 | FPGA | PhotoDiode K7 No 3 |
| 56 | | Sum X _i channel 5 | FPGA | |
| 57 | | Sum X _i ² LSB channel 4 | FPGA | |
| 58 | | Sum X _i ² MSB channel 4 | FPGA | |
| 59 | | Sum X; ² LSB channel 5 | FPGA | |
| 60 | | Sum X _i ² MSB channel 5 | FPGA | |
| 61 | | Sum X _i channel 6 | FPGA | PhotoDiode K7 No 4 |
| 62 | | Sum X _i channel 7 | FPGA | |