
#### **Freescale Semiconductor**





## K40 Sub-Family Data Sheet

Supports the following: MK40DX128ZVLQ10. MK40DX128ZVMD10, MK40DX256ZVLQ10, MK40DX256ZVMD10. MK40DN512ZVLQ10, MK40DN512ZVMD10

#### **Features**

- Operating Characteristics
  - Voltage range: 1.71 to 3.6 V
  - Flash write voltage range: 1.71 to 3.6 V
  - Temperature range (ambient): -40 to 105°C

#### Performance

- Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per
- Memories and memory interfaces
  - Up to 512 KB program flash memory on non-FlexMemory devices
  - Up to 256 KB program flash memory on FlexMemory devices
  - Up to 256 KB FlexNVM on FlexMemory devices
  - 4 KB FlexRAM on FlexMemory devices
  - Up to 128 KB RAM
  - Serial programming interface (EzPort)
  - FlexBus external bus interface

#### Clocks

- 3 to 32 MHz crystal oscillator
- 32 kHz crystal oscillator
- Multi-purpose clock generator

#### • System peripherals

- 10 low-power modes to provide power optimization based on application requirements
- Memory protection unit with multi-master protection
- 16-channel DMA controller, supporting up to 64 request sources
- External watchdog monitor
- Software watchdog
- Low-leakage wakeup unit

### K40P144M100SF2

Document Number: K40P144M100SF2



Rev. 5, 5/2011

- Security and integrity modules
  - Hardware CRC module to support fast cyclic redundancy checks
  - 128-bit unique identification (ID) number per chip
- Human-machine interface
  - Segment LCD controller supporting up to 40 frontplanes and 8 backplanes, or 44 frontplanes and 4 backplanes
  - Low-power hardware touch sensor interface (TSI)
  - General-purpose input/output
- · Analog modules
  - Two 16-bit SAR ADCs
  - Programmable gain amplifier (PGA) (up to x64) integrated into each ADC
  - Two 12-bit DACs
  - Three analog comparators (CMP) containing a 6-bit DAC and programmable reference input
  - Voltage reference

#### Timers

- Programmable delay block
- Eight-channel motor control/general purpose/PWM
- Two 2-channel quadrature decoder/general purpose
- Periodic interrupt timers
- 16-bit low-power timer
- Carrier modulator transmitter
- Real-time clock

This document contains information on a new product. Specifications and information herein are subject to change without notice.



- Communication interfaces
  - USB full-/low-speed On-the-Go controller with on-chip transceiver
  - Two Controller Area Network (CAN) modules
  - Three SPI modules
  - Two I2C modules
  - Six UART modules
  - Secure Digital host controller (SDHC)
  - I2S module

# **Table of Contents**

1 Ord	dering par	ts5	5 6 F	Peri	oheral op	erating requirements and behaviors	24
1.1	Determi	ning valid orderable parts	5 6	5.1	Core mo	dules	24
2 Par	t identific	ation5	5		6.1.1	Debug trace timing specifications	24
2.1	Descrip	tion5	5		6.1.2	JTAG electricals	25
2.2	Format.	E	5 6	5.2	System r	modules	28
2.3	Fields	E	5 6	5.3	Clock mo	odules	28
2.4	Example	e6	6		6.3.1	MCG specifications	28
3 Ter	minology	and guidelines6	6		6.3.2	Oscillator electrical specifications	31
3.1	Definition	on: Operating requirement6	6		6.3.3	32kHz Oscillator Electrical Characteristics	33
3.2	Definition	on: Operating behavior7	7 (	6.4	Memorie	es and memory interfaces	34
3.3	Definition	on: Attribute7	7		6.4.1	Flash (FTFL) electrical specifications	34
3.4	Definition	on: Rating	3		6.4.2	EzPort Switching Specifications	38
3.5	Result o	of exceeding a rating	3		6.4.3	Flexbus Switching Specifications	39
3.6	Relation	nship between ratings and operating	(	6.5	Security	and integrity modules	42
	requirer	ments	3 6	6.6	Analog		42
3.7	Guidelin	nes for ratings and operating requirements	9		6.6.1	ADC electrical specifications	42
3.8	Definition	on: Typical value	)		6.6.2	CMP and 6-bit DAC electrical specifications	50
3.9	Typical	value conditions1	10		6.6.3	12-bit DAC electrical characteristics	52
4 Rat	tings	1	10		6.6.4	Voltage reference electrical specifications	55
4.1	Therma	I handling ratings1	11 6	6.7	Timers		56
4.2	Moisture	e handling ratings1	11 6	6.8	Commur	nication interfaces	57
4.3	ESD ha	ndling ratings1	11		6.8.1	USB electrical specifications	57
4.4	Voltage	and current operating ratings1	11		6.8.2	USB DCD electrical specifications	57
5 Ger	neral	1	12		6.8.3	USB VREG electrical specifications	57
5.1	Nonswit	tching electrical specifications1	12		6.8.4	CAN switching specifications	58
	5.1.1	Voltage and current operating requirements1	12		6.8.5	DSPI switching specifications (low-speed	
	5.1.2	LVD and POR operating requirements1	13			mode)	58
	5.1.3	Voltage and current operating behaviors1	14		6.8.6	DSPI switching specifications (high-speed	
	5.1.4	Power mode transition operating behaviors1	15			mode)	60
	5.1.5	Power consumption operating behaviors1	16		6.8.7	I2C switching specifications	61
	5.1.6	EMC radiated emissions operating behaviors2	20		6.8.8	UART switching specifications	62
	5.1.7	Designing with radiated emissions in mind2	21		6.8.9	SDHC specifications	62
	5.1.8	Capacitance attributes2	21		6.8.10	I2S switching specifications	63
5.2	Switchir	ng specifications2		5.9	Human-r	machine interfaces (HMI)	65
	5.2.1	Device clock specifications2	21		6.9.1	TSI electrical specifications	65
	5.2.2	General switching specifications2			6.9.2	LCD electrical characteristics	
5.3	Therma	I specifications2		Dime	ensions		67
	5.3.1	Thermal operating requirements2	23 7	7.1	Obtainin	g package dimensions	67
	5.3.2	Thermal attributes					

8.1	K40 Signal Multiplexing and Pin Assignments67	9 Revision History
8.2	K40 Pinouts. 74	

5

### 1 Ordering parts

#### 1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to <a href="http://www.freescale.com">http://www.freescale.com</a> and perform a part number search for the following device numbers: PK40 and MK40.

#### 2 Part identification

## 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

#### 2.2 Format

Part numbers for this device have the following format:

Q K## A M FFF R T PP CC N

#### 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	<ul> <li>M = Fully qualified, general market flow</li> <li>P = Prequalification</li> </ul>
K##	Kinetis family	• K40
А	Key attribute	<ul> <li>D = Cortex-M4 w/ DSP</li> <li>F = Cortex-M4 w/ DSP and FPU</li> </ul>
М	Flash memory type	<ul> <li>N = Program flash only</li> <li>X = Program flash and FlexMemory</li> </ul>

#### Terminology and guidelines

Field	Description	Values
FFF	Program flash memory size	<ul> <li>32 = 32 KB</li> <li>64 = 64 KB</li> <li>128 = 128 KB</li> <li>256 = 256 KB</li> <li>512 = 512 KB</li> <li>1M0 = 1 MB</li> </ul>
R	Silicon revision	<ul> <li>Z = Initial</li> <li>(Blank) = Main</li> <li>A = Revision after main</li> </ul>
Т	Temperature range (°C)	<ul> <li>V = -40 to 105</li> <li>C = -40 to 85</li> </ul>
PP	Package identifier	<ul> <li>FM = 32 QFN (5 mm x 5 mm)</li> <li>FT = 48 QFN (7 mm x 7 mm)</li> <li>LF = 48 LQFP (7 mm x 7 mm)</li> <li>EX = 64 QFN (9 mm x 9 mm)</li> <li>LH = 64 LQFP (10 mm x 10 mm)</li> <li>LK = 80 LQFP (12 mm x 12 mm)</li> <li>MB = 81 MAPBGA (8 mm x 8 mm)</li> <li>LL = 100 LQFP (14 mm x 14 mm)</li> <li>MC = 121 MAPBGA (8 mm x 8 mm)</li> <li>LQ = 144 LQFP (20 mm x 20 mm)</li> <li>MD = 144 MAPBGA (13 mm x 13 mm)</li> <li>MF = 196 MAPBGA (15 mm x 15 mm)</li> <li>MJ = 256 MAPBGA (17 mm x 17 mm)</li> </ul>
СС	Maximum CPU frequency (MHz)	<ul> <li>5 = 50 MHz</li> <li>7 = 72 MHz</li> <li>10 = 100 MHz</li> <li>12 = 120 MHz</li> <li>15 = 150 MHz</li> </ul>
N	Packaging type	R = Tape and reel (Blank) = Trays

## 2.4 Example

This is an example part number:

MK40DN512ZVMD10

# 3 Terminology and guidelines

## 3.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

#### **3.1.1 Example**

This is an example of an operating requirement, which you must meet for the accompanying operating behaviors to be guaranteed:

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	1.0 V core supply voltage	0.9	1.1	V

### 3.2 Definition: Operating behavior

An *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

#### 3.2.1 Example

This is an example of an operating behavior, which is guaranteed if you meet the accompanying operating requirements:

Symbol	Description	Min.	Max.	Unit
I <sub>WP</sub>	Digital I/O weak pullup/ pulldown current	10	130	μΑ

#### 3.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

#### 3.3.1 Example

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins	_	7	pF

### 3.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:


- Operating ratings apply during operation of the chip.
- Handling ratings apply when the chip is not powered.

#### **3.4.1 Example**

This is an example of an operating rating:


Symbol	Description	Min.	Max.	Unit
$V_{DD}$	1.0 V core supply voltage	-0.3	1.2	V

## 3.5 Result of exceeding a rating



9

#### 3.6 Relationship between ratings and operating requirements



## 3.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

#### 3.8 Definition: Typical value

A typical value is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.

#### 3.8.1 **Example 1**


This is an example of an operating behavior that includes a typical value:

#### **Ratings**

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>WP</sub>	Digital I/O weak pullup/pulldown current	10	70	130	μΑ

### 3.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:



## 3.9 Typical value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
T <sub>A</sub>	Ambient temperature	25	°C
$V_{DD}$	3.3 V supply voltage	3.3	V

## 4 Ratings

#### 4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	<b>-</b> 55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	_	260	°C	2
	Solder temperature, leaded	_	245		

- 1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
- Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

#### 4.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level		3	_	1

Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

## 4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>HBM</sub>	Electrostatic discharge voltage, human body model	-2000	+2000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I <sub>LAT</sub>	Latch-up current at ambient temperature of 105°C	-100	+100	mA	

Determined according to JEDEC Standard JESD22-A114, Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM).

### 4.4 Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	Digital supply voltage	-0.3	3.8	V
I <sub>DD</sub>	Digital supply current	_	185	mA
V <sub>DIO</sub>	Digital input voltage (except RESET, EXTAL, and XTAL)	-0.3	5.5	V

<sup>2.</sup> Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

#### General

Symbol	Description	Min.	Max.	Unit
V <sub>AIO</sub>	Analog <sup>1</sup> , RESET, EXTAL, and XTAL input voltage	-0.3	V <sub>DD</sub> + 0.3	V
I <sub>D</sub>	Instantaneous maximum current single pin limit (applies to all port pins)	<b>–25</b>	25	mA
$V_{DDA}$	Analog supply voltage	V <sub>DD</sub> – 0.3	V <sub>DD</sub> + 0.3	V
V <sub>USB_DP</sub>	USB_DP input voltage	-0.3	3.63	V
V <sub>USB_DM</sub>	USB_DM input voltage	-0.3	3.63	V
VREGIN	USB regulator input	-0.3	6.0	V
$V_{BAT}$	RTC battery supply voltage	-0.3	3.8	V

<sup>1.</sup> Analog pins are defined as pins that do not have an associated general purpose I/O port function.

#### 5 General

# 5.1 Nonswitching electrical specifications

## 5.1.1 Voltage and current operating requirements

Table 1. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	1.71	3.6	V	
$V_{DDA}$	Analog supply voltage	1.71	3.6	V	
$V_{\text{DD}} - V_{\text{DDA}}$	V <sub>DD</sub> -to-V <sub>DDA</sub> differential voltage	-0.1	0.1	V	
V <sub>SS</sub> – V <sub>SSA</sub>	V <sub>SS</sub> -to-V <sub>SSA</sub> differential voltage	-0.1	0.1	V	
$V_{BAT}$	RTC battery supply voltage	1.71	3.6	V	
V <sub>IH</sub>	Input high voltage $ \bullet \ \ 2.7 \ V \le V_{DD} \le 3.6 \ V $ $ \bullet \ \ 1.7 \ V \le V_{DD} \le 2.7 \ V $	$0.7 \times V_{DD}$ $0.75 \times V_{DD}$	_ _	V V	
$V_{IL}$	<ul> <li>Input low voltage</li> <li>2.7 V ≤ V<sub>DD</sub> ≤ 3.6 V</li> <li>1.7 V ≤ V<sub>DD</sub> ≤ 2.7 V</li> </ul>	_ _	$0.35 \times V_{DD}$ $0.3 \times V_{DD}$	V V	
V <sub>HYS</sub>	Input hysteresis	$0.06 \times V_{DD}$	_	V	
I <sub>ICDIO</sub>	Digital pin negative DC injection current — single pin $ \bullet \ \ V_{IN} < V_{SS} \text{-} 0.3 V $	-5	_	mA	1

Table 1. Voltage and current operating requirements (continued)

Symbol	Description	Min.	Max.	Unit	Notes
I <sub>ICAIO</sub>	Analog <sup>2</sup> , EXTAL, and XTAL pin DC injection current — single pin			mA	3
	<ul> <li>V<sub>IN</sub> &lt; V<sub>SS</sub>-0.3V (Negative current injection)</li> </ul>	-5	_		
	• V <sub>IN</sub> > V <sub>DD</sub> +0.3V (Positive current injection)	_	+5		
I <sub>ICcont</sub>	Contiguous pin DC injection current —regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins  • Negative current injection  • Positive current injection	-25 —	 +25	mA	
V <sub>RAM</sub>	V <sub>DD</sub> voltage required to retain RAM	1.2	_	V	
$V_{RFVBAT}$	V <sub>BAT</sub> voltage required to retain the VBAT register file	TBD	_	V	

- All 5 volt tolerant digital I/O pins are internally clamped to V<sub>SS</sub> through a ESD protection diode. There is no diode connection to V<sub>DD</sub>. If V<sub>IN</sub> greater than V<sub>DIO\_MIN</sub> (=V<sub>SS</sub>-0.3V) is observed, then there is no need to provide current limiting resistors at the pads. If this limit cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R=(V<sub>DIO\_MIN</sub>-V<sub>IN</sub>)/II<sub>IC</sub>I.
- 2. Analog pins are defined as pins that do not have an associated general purpose I/O port function.
- 3. All analog pins are internally clamped to V<sub>SS</sub> and V<sub>DD</sub> through ESD protection diodes. If V<sub>IN</sub> is greater than V<sub>AIO\_MIN</sub> (=V<sub>SS</sub>-0.3V) and V<sub>IN</sub> is less than V<sub>AIO\_MAX</sub>(=V<sub>DD</sub>+0.3V) is observed, then there is no need to provide current limiting resistors at the pads. If these limits cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R=(V<sub>AIO\_MIN</sub>-V<sub>IN</sub>)/II<sub>IC</sub>I. The positive injection current limiting resistor is calculated as R=(V<sub>IN</sub>-V<sub>AIO\_MAX</sub>)/II<sub>IC</sub>I. Select the larger of these two calculated resistances.

#### 5.1.2 LVD and POR operating requirements

Table 2. V<sub>DD</sub> supply LVD and POR operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>POR</sub>	Falling VDD POR detect voltage	TBD	1.1	TBD	V	
V <sub>LVDH</sub>	Falling low-voltage detect threshold — high range (LVDV=01)	TBD	2.56	TBD	V	
	Low-voltage warning thresholds — high range					1
V <sub>LVW1H</sub>	Level 1 falling (LVWV=00)	TBD	2.70	TBD	V	
V <sub>LVW2H</sub>	Level 2 falling (LVWV=01)	TBD	2.80	TBD	V	
V <sub>LVW3H</sub>	Level 3 falling (LVWV=10)	TBD	2.90	TBD	V	
V <sub>LVW4H</sub>	Level 4 falling (LVWV=11)	TBD	3.00	TBD	V	
V <sub>HYSH</sub>	Low-voltage inhibit reset/recover hysteresis — high range		60		mV	
V <sub>LVDL</sub>	Falling low-voltage detect threshold — low range (LVDV=00)	TBD	1.60	TBD	V	

Table 2. V<sub>DD</sub> supply LVD and POR operating requirements (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Low-voltage warning thresholds — low range					1
$V_{LVW1L}$	Level 1 falling (LVWV=00)	TBD	1.80	TBD	V	
V <sub>LVW2L</sub>	Level 2 falling (LVWV=01)	TBD	1.90	TBD	V	
V <sub>LVW3L</sub>	Level 3 falling (LVWV=10)	TBD	2.00	TBD	V	
V <sub>LVW4L</sub>	Level 4 falling (LVWV=11)	TBD	2.10	TBD	V	
V <sub>HYSL</sub>	Low-voltage inhibit reset/recover hysteresis — low range		40		mV	
$V_{BG}$	Bandgap voltage reference	TBD	1.00	TBD	V	
t <sub>LPO</sub>	Internal low power oscillator period — factory trimmed	TBD	1000	TBD	μs	

<sup>1.</sup> Rising thresholds are falling threshold + hysteresis voltage

Table 3. VBAT power operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>POR_VBAT</sub>	Falling VBAT supply POR detect voltage	TBD	1.1	TBD	V	

### 5.1.3 Voltage and current operating behaviors

Table 4. Voltage and current operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>OH</sub>	Output high voltage — high drive strength				
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = -10 \text{mA}$	V <sub>DD</sub> – 0.5	_	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OH</sub> = -3mA	V <sub>DD</sub> – 0.5	_	V	
	Output high voltage — low drive strength				
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = -2\text{mA}$	V <sub>DD</sub> – 0.5	_	V	
	• $1.71 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}, \text{I}_{OH} = -0.6 \text{mA}$	V <sub>DD</sub> – 0.5	_	V	
I <sub>OHT</sub>	Output high current total for all ports	_	100	mA	
V <sub>OL</sub>	Output low voltage — high drive strength				
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 10 \text{mA}$	_	0.5	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OL</sub> = 3mA	_	0.5	V	
	Output low voltage — low drive strength				
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 2\text{mA}$	_	0.5	V	
	• $1.71 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}, \text{I}_{OL} = 0.6 \text{mA}$	_	0.5	V	

Table 4. Voltage and current operating behaviors (continued)

Symbol	Description	Min.	Max.	Unit	Notes
I <sub>OLT</sub>	Output low current total for all ports	_	100	mA	
I <sub>IN</sub>	Input leakage current (per pin) for full temperature range	_	1	μА	1
I <sub>IN</sub>	Input leakage current (per pin) at 25°C	_	TBD	μΑ	1
l <sub>OZ</sub>	Hi-Z (off-state) leakage current (per pin)	_	1	μΑ	
R <sub>PU</sub>	Internal pullup resistors	20	50	kΩ	2
R <sub>PD</sub>	Internal pulldown resistors	20	50	kΩ	3

<sup>1.</sup> Measured at VDD=3.6V

#### 5.1.4 Power mode transition operating behaviors

All specifications except  $t_{POR}$ , and VLLSx $\rightarrow$ RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 100 MHz
- Bus clock = 50 MHz
- FlexBus clock = 50 MHz
- Flash clock = 25 MHz

Table 5. Power mode transition operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
t <sub>POR</sub>	After a POR event, amount of time from the point $V_{DD}$ reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip.	_	300	μs	1
	RUN → VLLS1 → RUN				
	• RUN → VLLS1	_	4.1	μs	
	• VLLS1 → RUN	_	123.8	μs	
	RUN → VLLS2 → RUN				
	• RUN → VLLS2	_	4.1	μs	
	• VLLS2 → RUN	_	49.3	μs	
	RUN → VLLS3 → RUN				
	• RUN → VLLS3	_	4.1	μs	
	• VLLS3 → RUN	_	49.2	μs	

<sup>2.</sup> Measured at  $V_{DD}$  supply voltage =  $V_{DD}$  min and  $V_{IDD}$  min and  $V_{IDD}$ 

<sup>3.</sup> Measured at  $V_{DD}$  supply voltage =  $V_{DD}$  min and Vinput =  $V_{DD}$ 

Table 5. Power mode transition operating behaviors (continued)

Symbol	Description	Min.	Max.	Unit	Notes
	RUN → LLS → RUN				
	• RUN → LLS	_	4.1	μs	
	• LLS → RUN	_	5.9	μs	
	RUN → STOP → RUN				
	• RUN → STOP	_	4.1	μs	
	• STOP → RUN	_	4.2	μs	
	RUN → VLPS → RUN				
	• RUN → VLPS	_	4.1	μs	
	• VLPS → RUN	_	5.8	μs	

<sup>1.</sup> Normal boot (FTFL\_OPT[LPBOOT]=1)

## 5.1.5 Power consumption operating behaviors

Table 6. Power consumption operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DDA</sub>	Analog supply current	_	_	TBD	mA	1
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks disabled, code executing from flash	_	40	TBD	mA	2
	• @ 1.8V	_	42	TBD	mA	
	• @ 3.0V					
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks enabled, code executing from flash	_	55	TBD	mA	3
	• @ 1.8V	_	56	TBD	mA	
	• @ 3.0V					
I <sub>DD_RUN_M</sub>	Run mode current — all peripheral clocks enabled and peripherals active, code executing from flash	_	66	TBD	mA	4
	• @ 1.8V	_	66	TBD	mA	
	• @ 3.0V	_	TBD	TBD	mA	
	• @ 25°C					
	• @ 125°C					
I <sub>DD_WAIT</sub>	Wait mode high frequency current at 3.0 V — all peripheral clocks disabled	_	35	TBD	mA	2
I <sub>DD_WAIT</sub>	Wait mode reduced frequency current at 3.0 V — all peripheral clocks disabled	_	15	TBD	mA	5

Table 6. Power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DD_STOP</sub>	Stop mode current at 3.0 V	_	0.4	TBD	mA	
	• @ -40 to 25°C	_	TBD	TBD	mA	
	• @ 70°C	_	TBD	TBD	mA	
	• @ 105°C					
I <sub>DD_VLPR</sub>	Very-low-power run mode current at 3.0 V — all peripheral clocks disabled	_	1.25	TBD	mA	6
I <sub>DD_VLPR</sub>	Very-low-power run mode current at 3.0 V — all peripheral clocks enabled	_	TBD	TBD	mA	7
I <sub>DD_VLPW</sub>	Very-low-power wait mode current at 3.0 V	_	1.05	TBD	mA	8
I <sub>DD_VLPS</sub>	Very-low-power stop mode current at 3.0 V	_	50	TBD	μA	
	• @ –40 to 25°C	_	TBD	TBD	μΑ	
	• @ 70°C	_	TBD	TBD	μΑ	
	• @ 105°C		125	188	μπ	
I <sub>DD_LLS</sub>	Low leakage stop mode current at 3.0 V		12	TBD	μΑ	9
	• @ –40 to 25°C		TBD	TBD	μΑ	
	• @ 70°C		TBD	TBD	μΑ	
	• @ 105°C		155	100	μπ	
I <sub>DD_VLLS3</sub>	Very low-leakage stop mode 3 current at 3.0 V	_	8	TBD	μΑ	9
	• @ –40 to 25°C	_	TBD	TBD	μΑ	
	• @ 70°C	_	TBD	TBD	μΑ	
	• @ 105°C		125	188	μπ	
I <sub>DD_VLLS2</sub>	Very low-leakage stop mode 2 current at 3.0 V	_	4	TBD	μΑ	
	• @ –40 to 25°C	_	TBD	TBD	μΑ	
	• @ 70°C	_	TBD	TBD	μΑ	
	• @ 105°C		125	188	μπ	
I <sub>DD_VLLS1</sub>	Very low-leakage stop mode 1 current at 3.0 V	_	2	TBD	μΑ	
	• @ -40 to 25°C	_	TBD	TBD	μΑ	
	• @ 70°C	_	TBD	TBD	μΑ	
	• @ 105°C				μΛ	
I <sub>DD_VBAT</sub>	Average current when CPU is not accessing					10
	RTC registers at 3.0 V	_	0.7	TBD	μA	
	• @ -40 to 25°C	_	TBD	TBD	μΑ	
	• @ 70°C	-	TBD	TBD	μΑ	
	• @ 105°C					
	1			1		

<sup>1.</sup> The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.

#### General

- 2. 100MHz core and system clock, 50MHz bus and FlexBus clock, and 25MHz flash clock . MCG configured for FEI mode. All peripheral clocks disabled.
- 3. 100MHz core and system clock, 50MHz bus and FlexBus clock, and 25MHz flash clock. MCG configured for FEI mode. All peripheral clocks enabled, but peripherals are not in active operation.
- 4. 100MHz core and system clock, 50MHz bus and FlexBus clock, and 25MHz flash clock. MCG configured for FEI mode. All peripheral clocks enabled, and peripherals are in active operation.
- 5. 25MHz core and system clock, 25MHz bus clock, and 12.5MHz FlexBus and flash clock. MCG configured for FEI mode.
- 2 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing from flash.
- 7. 2 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks enabled but peripherals are not in active operation. Code executing from flash.
- 8. 2 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.
- 9. Data reflects devices with 128 KB of RAM. For devices with 64 KB of RAM, power consumption is reduced by 2 μA. For devices with 32 KB of RAM, power consumption is reduced by 3 μA.
- 10. Includes 32kHz oscillator current and RTC operation.

#### 5.1.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

- MCG in FEI mode (39.0625 kHz IRC), except for 1 MHz core (FBE)
- All peripheral clocks disabled except FTFL
- LVD disabled, USB regulator disabled
- No GPIOs toggled
- Code execution from flash




Figure 1. Run mode supply current vs. core frequency — all peripheral clocks disabled

The following data was measured under these conditions:

- MCG in FEI mode (39.0625 kHz IRC), except for 1 MHz core (FBE)
- All peripheral clocks enabled but peripherals are not in active operation
- LVD disabled, USB regulator disabled
- No GPIOs toggled
- Code execution from flash




Figure 2. Run mode supply current vs. core frequency — all peripheral clocks enabled

#### 5.1.6 EMC radiated emissions operating behaviors

Table 7. EMC radiated emissions operating behaviors

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V <sub>RE1</sub>	Radiated emissions voltage, band 1	0.15–50	TBD	dΒμV	1, 2
V <sub>RE2</sub>	Radiated emissions voltage, band 2	50–150	TBD	dΒμV	
V <sub>RE3</sub>	Radiated emissions voltage, band 3	150–500	TBD	dΒμV	
V <sub>RE4</sub>	Radiated emissions voltage, band 4	500-1000	TBD	dΒμV	
V <sub>RE_IEC_SAE</sub>	IEC and SAE level	0.15-1000	TBD	_	2, 3

Determined according to IEC Standard 61967-1, Integrated Circuits - Measurement of Electromagnetic Emissions, 150
kHz to 1 GHz Part 1: General Conditions and Definitions, IEC Standard 61967-2, Integrated Circuits - Measurement of
Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband
TEM Cell Method, and SAE Standard J1752-3, Measurement of Radiated Emissions from Integrated Circuits—TEM/
Wideband TEM (GTEM) Cell Method.

Freescale Semiconductor, Inc.

<sup>2.</sup>  $V_{DD} = 3 \text{ V}$ ,  $T_A = 25 \,^{\circ}\text{C}$ ,  $f_{OSC} = 12 \,\text{MHz}$  (crystal),  $f_{SYS} = 96 \,\text{MHz}$ 

3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method, and Appendix D of SAE Standard J1752-3, Measurement of Radiated Emissions from Integrated Circuits—TEM/Wideband TEM (GTEM) Cell Method.

#### 5.1.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to http://www.freescale.com.
- 2. Perform a keyword search for "EMC design."

#### 5.1.8 Capacitance attributes

Table 8. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C <sub>IN_A</sub>	Input capacitance: analog pins	_	7	pF
C <sub>IN_D</sub>	Input capacitance: digital pins	_	7	pF

## 5.2 Switching specifications

#### 5.2.1 Device clock specifications

Table 9. Device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes				
	Normal run mode								
f <sub>SYS</sub>	System and core clock	_	100	MHz					
f <sub>SYS_USB</sub>	System and core clock when Full Speed USB in operation	20	_	MHz					
f <sub>BUS</sub>	Bus clock		50	MHz					
FB_CLK	FlexBus clock	_	50	MHz					
f <sub>FLASH</sub>	Flash clock	_	25	MHz					
f <sub>LPTMR</sub>	LPTMR clock	_	25	MHz					
	VLPR mode								
f <sub>SYS</sub>	System and core clock	_	2	MHz					
f <sub>BUS</sub>	Bus clock	_	2	MHz					
FB_CLK	FlexBus clock	_	2	MHz					

Table 9. Device clock specifications (continued)

Symbol	Description	Min.	Max.	Unit	Notes
f <sub>FLASH</sub>	Flash clock	_	1	MHz	
f <sub>LPTMR</sub>	LPTMR clock		25	MHz	

### 5.2.2 General switching specifications

These general purpose specifications apply to all signals configured for GPIO, UART, CAN, CMT, and I<sup>2</sup>C signals.

Table 10. General switching specifications

Symbol	I Description		Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	_	Bus clock cycles	1
	GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter enabled) — Asynchronous path	100	_	ns	2
	GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter disabled) — Asynchronous path	16	_	ns	2
	External reset pulse width (digital glitch filter disabled)	100	_	ns	2
	Mode select (EZP_CS) hold time after reset deassertion	2	_	Bus clock cycles	
	Port rise and fall time (high drive strength)				3
	Slew disabled				
	• 1.71 ≤ V <sub>DD</sub> ≤ 2.7V	_	12	ns	
	• 2.7 ≤ V <sub>DD</sub> ≤ 3.6V	_	TBD	ns	
	Slew enabled	_	36	ns	
	• 1.71 ≤ V <sub>DD</sub> ≤ 2.7V	_	TBD	ns	
	• $2.7 \le V_{DD} \le 3.6V$				
	Port rise and fall time (low drive strength)				4
	Slew disabled				
	• 1.71 ≤ V <sub>DD</sub> ≤ 2.7V	_	32	ns	
	• 2.7 ≤ V <sub>DD</sub> ≤ 3.6V	_	TBD	ns	
	Slew enabled		36	ns	
	• 1.71 ≤ V <sub>DD</sub> ≤ 2.7V	_	TBD	ns	
	• $2.7 \le V_{DD} \le 3.6V$				

<sup>1.</sup> The greater synchronous and asynchronous timing must be met.

- 2. This is the shortest pulse that is guaranteed to be recognized.
- 3. 75pF load
- 4. 15pF load

## 5.3 Thermal specifications

### 5.3.1 Thermal operating requirements

Table 11. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit
T <sub>J</sub>	Die junction temperature	-40	125	°C
T <sub>A</sub>	Ambient temperature	-40	105	°C

#### 5.3.2 Thermal attributes

Board type	Symbol	Description	144 LQFP	144 MAPBGA	Unit	Notes
Single-layer (1s)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	52	50	°C/W	1
Four-layer (2s2p)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	44	30	°C/W	1
Single-layer (1s)	R <sub>eJMA</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	43	41	°C/W	1
Four-layer (2s2p)	R <sub>eJMA</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	38	27	°C/W	1
_	R <sub>0JB</sub>	Thermal resistance, junction to board	33	17	°C/W	2
_	R <sub>eJC</sub>	Thermal resistance, junction to case	11	10	°C/W	3

#### Peripheral operating requirements and behaviors

Board type	Symbol	Description	144 LQFP	144 MAPBGA	Unit	Notes
_	$\Psi_{ m JT}$	Thermal characterization parameter, junction to package top outside center (natural convection)	2	2	°C/W	4

- 1. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air), or EIA/JEDEC Standard JESD51-6, Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air).
- 2. Determined according to JEDEC Standard JESD51-8, Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board.
- 3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 4. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*.

## 6 Peripheral operating requirements and behaviors

All digital I/O switching characteristics assume:

- 1. output pins
  - have C<sub>L</sub>=30pF loads,
  - are configured for fast slew rate (PORTx\_PCRn[SRE]=0), and
  - are configured for high drive strength (PORTx\_PCRn[DSE]=1)
- 2. input pins
  - have their passive filter disabled (PORTx\_PCRn[PFE]=0)

#### 6.1 Core modules

#### 6.1.1 Debug trace timing specifications

Table 12. Debug trace operating behaviors

Symbol	Description	Min.	Max.	Unit
T <sub>cyc</sub>	Clock period	Frequency	MHz	
T <sub>wl</sub>	Low pulse width	2	_	ns
T <sub>wh</sub>	High pulse width	2	_	ns

Table 12. Debug trace operating behaviors (continued)

Symbol	Description	Min.	Max.	Unit
T <sub>r</sub>	Clock and data rise time	_	3	ns
T <sub>f</sub>	Clock and data fall time	_	3	ns
T <sub>s</sub>	Data setup	3	_	ns
T <sub>h</sub>	Data hold	2	_	ns




Figure 3. TRACE\_CLKOUT specifications




Figure 4. Trace data specifications

#### 6.1.2 JTAG electricals

Table 13. JTAG limited voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
J1	TCLK frequency of operation			MHz
	Boundary Scan	0	10	
	JTAG and CJTAG	0	25	
	Serial Wire Debug	0	50	
J2	TCLK cycle period	1/J1	_	ns
J3	TCLK clock pulse width			
	Boundary Scan	50	_	ns
	JTAG and CJTAG	20	_	ns
	Serial Wire Debug	10	_	ns

Table 13. JTAG limited voltage range electricals (continued)

Symbol	Description	Min.	Max.	Unit
J4	TCLK rise and fall times	_	3	ns
J5	Boundary scan input data setup time to TCLK rise	20	_	ns
J6	Boundary scan input data hold time after TCLK rise	0	_	ns
J7	TCLK low to boundary scan output data valid	_	25	ns
J8	TCLK low to boundary scan output high-Z	_	25	ns
J9	TMS, TDI input data setup time to TCLK rise	8	_	ns
J10	TMS, TDI input data hold time after TCLK rise	1	_	ns
J11	TCLK low to TDO data valid	_	17	ns
J12	TCLK low to TDO high-Z	_	17	ns
J13	TRST assert time	100	_	ns
J14	TRST setup time (negation) to TCLK high	8	_	ns

Table 14. JTAG full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	TCLK frequency of operation			MHz
	Boundary Scan	0	10	
	JTAG and CJTAG	0	20	
	Serial Wire Debug	0	40	
J2	TCLK cycle period	1/J1	_	ns
J3	TCLK clock pulse width			
	Boundary Scan	50	_	ns
	JTAG and CJTAG	25	_	ns
	Serial Wire Debug	12.5	_	ns
J4	TCLK rise and fall times	_	3	ns
J5	Boundary scan input data setup time to TCLK rise	20	_	ns
J6	Boundary scan input data hold time after TCLK rise	0	_	ns
J7	TCLK low to boundary scan output data valid	_	25	ns
J8	TCLK low to boundary scan output high-Z	_	25	ns
J9	TMS, TDI input data setup time to TCLK rise	8	_	ns
J10	TMS, TDI input data hold time after TCLK rise	1.4	_	ns
J11	TCLK low to TDO data valid	_	22.1	ns
J12	TCLK low to TDO high-Z	_	22.1	ns
J13	TRST assert time	100	_	ns
J14	TRST setup time (negation) to TCLK high	8	_	ns




Figure 5. Test clock input timing




Figure 6. Boundary scan (JTAG) timing




Figure 7. Test Access Port timing




Figure 8. TRST timing

## 6.2 System modules

There are no specifications necessary for the device's system modules.

#### 6.3 Clock modules

# 6.3.1 MCG specifications

Table 15. MCG specifications

Symbol	Description		Min.	Тур.	Max.	Unit	Notes
f <sub>ints_ft</sub>		frequency (slow clock) — nominal VDD and 25°C	_	32.768	_	kHz	
f <sub>ints_t</sub>	Internal reference trimmed	frequency (slow clock) — user	31.25	_	39.0625	kHz	
I <sub>ints</sub>	Internal reference	(slow clock) current	_	TBD	_	μΑ	
t <sub>irefsts</sub>	Internal reference	(slow clock) startup time	_	TBD	4	μs	1
$\Delta_{fdco\_res\_t}$		med DCO output frequency at temperature — using SCTRIM	_	± 0.1	± 0.3	%f <sub>dco</sub>	2
Δf <sub>dco_res_t</sub>		med DCO output frequency at temperature — using SCTRIM	_	± 0.2	± 0.5	%f <sub>dco</sub>	2
$\Delta f_{dco\_t}$		trimmed average DCO output	_	+ 0.5	± 3.5	%f <sub>dco</sub>	2
	frequency over vo	Itage and temperature		- 1.0			
$\Delta f_{dco\_t}$		trimmed average DCO output ed voltage and temperature	_	± 0.5	± TBD	%f <sub>dco</sub>	2
f <sub>intf_ft</sub>		frequency (fast clock) — nominal VDD and 25°C	3.4	_	4	MHz	
f <sub>intf_t</sub>	Internal reference trimmed	frequency (fast clock) — user	3	_	5	MHz	
I <sub>intf</sub>	Internal reference	(fast clock) current	_	TBD	_	μΑ	
t <sub>irefstf</sub>	Internal reference	startup time (fast clock)	_	TBD	TBD	μs	1
f <sub>loc_low</sub>	Loss of external cl RANGE = 00	ock minimum frequency —	(3/5) x f <sub>ints_t</sub>	_	_	kHz	
f <sub>loc_high</sub>	Loss of external cl RANGE = 01, 10,	ock minimum frequency — or 11	(16/5) x f <sub>ints_t</sub>	_	_	kHz	
		FL	_L				•
f <sub>fII_ref</sub>	FLL reference free	quency range	31.25	_	39.0625	kHz	
f <sub>dco</sub>	DCO output frequency range	Low range (DRS=00) $640 \times f_{fll\_ref}$	20	20.97	25	MHz	3, 4
		Mid range (DRS=01) $1280 \times f_{fll\_ref}$	40	41.94	50	MHz	
		Mid-high range (DRS=10) $1920 \times f_{fll\_ref}$	60	62.91	75	MHz	
		High range (DRS=11)  2560 × f <sub>fll_ref</sub>	80	83.89	100	MHz	

Table 15. MCG specifications (continued)

Symbol	Description		Min.	Тур.	Max.	Unit	Notes
f <sub>dco_t_DMX3</sub>	DCO output frequency	Low range (DRS=00) $732 \times f_{fll\_ref}$	_	23.99	_	MHz	5, 6
		Mid range (DRS=01)  1464 × f <sub>fll_ref</sub>	_	47.97	_	MHz	
		Mid-high range (DRS=10) $2197 \times f_{fll\_ref}$	_	71.99	_	MHz	
		High range (DRS=11) $2929 \times f_{fll\_ref}$	_	95.98	_	MHz	
J <sub>cyc_fll</sub>	FLL period jitter		_	TBD	TBD	ps	7
J <sub>acc_fll</sub>	FLL accumulated time window	jitter of DCO output over a 1μs	_	TBD	TBD	ps	7
t <sub>fll_acquire</sub>	FLL target frequer	ncy acquisition time	_	_	1	ms	8
		Pl	_L				
f <sub>vco</sub>	VCO operating fre	equency	48.0	_	100	MHz	
I <sub>pll</sub>		rent MHz (f <sub>osc_hi_1</sub> = 8 MHz, f <sub>pll_ref</sub> = V multiplier = 48)	_	1060	_	μΑ	9
I <sub>pil</sub>		rent MHz (f <sub>osc_hi_1</sub> = 8 MHz, f <sub>pll_ref</sub> = V multiplier = 24)	_	600	_	μΑ	9
f <sub>pll_ref</sub>	PLL reference free	quency range	2.0	_	4.0	MHz	
J <sub>cyc_pll</sub>	PLL period jitter (F	RMS)					10
	• f <sub>vco</sub> = 48 MH	łz	_	120	_	ps	
	• f <sub>vco</sub> = 100 M	lHz	_	50	_	ps	
J <sub>acc_pll</sub>	PLL accumulated	jitter over 1µs (RMS)					10
часс_ріі	• f <sub>vco</sub> = 48 MH		_	1350	_	ps	
	• f <sub>vco</sub> = 100 M		_	600	_	ps	
D <sub>lock</sub>	Lock entry freque	ncy tolerance	± 1.49	_	± 2.98	%	
D <sub>unl</sub>	Lock exit frequence	cy tolerance	± 4.47	_	± 5.97	%	
t <sub>pll_lock</sub>	Lock detector dete	ection time	_	_	0.15 + 1075(1/ f <sub>pll_ref</sub> )	ms	11

<sup>1.</sup> The startup time is defined as the time between the IRC being enabled, either by the MCG or by the IRCLKEN bit being set, and the first edge of the internal reference clock.

<sup>2.</sup> This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).

<sup>3.</sup> These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.

The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation
 (Δf<sub>dco\_t</sub>) over voltage and temperature should be considered.

- 5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
- 6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
- 7. This specification was obtained at TBD frequency.
- 8. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 9. Excludes any oscillator currents that are also consuming power while PLL is in operation.
- 10. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
- 11. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

#### 6.3.2 Oscillator electrical specifications

This section provides the electrical characteristics of the module.

# 6.3.2.1 Oscillator DC electrical specifications Table 16. Oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>DD</sub>	Supply voltage	1.71	_	3.6	V	
I <sub>DDOSC</sub>	Supply current — low-power mode (HGO=0)					1
	• 32 kHz	_	500	_	nA	
	• 4 MHz	_	200	_	μΑ	
	8 MHz (only RANGE=01)	_	300	_	μΑ	
	• 16 MHz	_	950	_	μΑ	
	• 24 MHz	_	1.2	_	mA	
	• 32 MHz	_	1.5	_	mA	
I <sub>DDOSC</sub>	Supply current — high gain mode (HGO=1)					1
	• 32 kHz	_	25	_	μΑ	
	• 4 MHz	_	400	_	μΑ	
	8 MHz (only RANGE=01)	_	500	_	μΑ	
	• 16 MHz	_	2.5	_	mA	
	• 24 MHz	_	3	_	mA	
	• 32 MHz	_	4	_	mA	
C <sub>x</sub>	EXTAL load capacitance	_	_	_		2, 3
C <sub>y</sub>	XTAL load capacitance	_	_	_		2, 3

Table 16. Oscillator DC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
R <sub>F</sub>	Feedback resistor — low-frequency, low-power mode (HGO=0)	_	_	_	ΜΩ	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)	_	10	_	ΜΩ	
	Feedback resistor — high-frequency, low-power mode (HGO=0)	_	_	_	ΜΩ	
	Feedback resistor — high-frequency, high-gain mode (HGO=1)	_	1	_	ΜΩ	
R <sub>S</sub>	Series resistor — low-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — low-frequency, high-gain mode (HGO=1)	_	200	_	kΩ	
	Series resistor — high-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — high-frequency, high-gain mode (HGO=1)					
		_	0	_	kΩ	
V <sub>pp</sub> <sup>5</sup>	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)	_	V <sub>DD</sub>	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)	_	V <sub>DD</sub>	_	V	

- 1. V<sub>DD</sub>=3.3 V, Temperature =25 °C
- 2. See crystal or resonator manufacturer's recommendation
- 3.  $C_x$ ,  $C_y$  can be provided by using either the integrated capacitors or by using external components.
- 4. When low power mode is selected, R<sub>F</sub> is integrated and must not be attached externally.
- 5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

# 6.3.2.2 Oscillator frequency specifications Table 17. Oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>osc_lo</sub>	Oscillator crystal or resonator frequency — low frequency mode (MCG_C2[RANGE]=00)	32	_	40	kHz	

Table 17. Oscillator frequency specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>osc_hi_1</sub>	Oscillator crystal or resonator frequency — high frequency mode (low range) (MCG_C2[RANGE]=01)	3	_	8	MHz	
f <sub>osc_hi_2</sub>	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	8	_	32	MHz	
f <sub>ec_extal</sub>	Input clock frequency (external clock mode)	_	_	50	MHz	1
t <sub>dc_extal</sub>	Input clock duty cycle (external clock mode)	40	50	60	%	
t <sub>cst</sub>	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	_	750	_	ms	2, 3
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	_	250	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)	_	0.6	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)	_	1	_	ms	

<sup>1.</sup> Other frequency limits may apply when external clock is being used as a reference for the FLL or PLL

#### 6.3.3 32kHz Oscillator Electrical Characteristics

This section describes the module electrical characteristics.

# 6.3.3.1 32kHz oscillator DC electrical specifications Table 18. 32kHz oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V <sub>BAT</sub>	Supply voltage	1.71	_	3.6	V
R <sub>F</sub>	Internal feedback resistor	_	100	_	ΜΩ
C <sub>para</sub>	Parasitical capacitance of EXTAL32 and XTAL32	_	2.5	_	pF
C <sub>load</sub>	Internal load capacitance (programmable)	_	15	_	pF
V <sub>pp</sub> <sup>1</sup>	Peak-to-peak amplitude of oscillation	_	0.6	_	V

<sup>1.</sup> The EXTAL32 and XTAL32 pins should only be connected to required oscillator components and must not be connected to any other devices.

<sup>2.</sup> Proper PC board layout procedures must be followed to achieve specifications.

Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG\_S register being set.

# 6.3.3.2 32kHz oscillator frequency specifications Table 19. 32kHz oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>osc_lo</sub>	Oscillator crystal	_	32.768	_	kHz	
t <sub>start</sub>	Crystal start-up time	_	1000	_	ms	1

<sup>1.</sup> Proper PC board layout procedures must be followed to achieve specifications.

### 6.4 Memories and memory interfaces

#### 6.4.1 Flash (FTFL) electrical specifications

This section describes the electrical characteristics of the FTFL module.

#### 6.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Table 20. NVM program/erase timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>hvpgm4</sub>	Longword Program high-voltage time	_	20	TBD	μs	
t <sub>hversscr</sub>	Sector Erase high-voltage time	_	20	100	ms	1
t <sub>hversblk256k</sub>	Erase Block high-voltage time for 256 KB	_	160	800	ms	1

<sup>1.</sup> Maximum time based on expectations at cycling end-of-life.

# 6.4.1.2 Flash timing specifications — commands Table 21. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Read 1s Block execution time					
t <sub>rd1blk256k</sub>	256 KB data flash	_	_	1.4	ms	
t <sub>rd1sec2k</sub>	Read 1s Section execution time (flash sector)	_	_	40	μs	1
t <sub>pgmchk</sub>	Program Check execution time	_	_	35	μs	1
t <sub>rdrsrc</sub>	Read Resource execution time	_	_	35	μs	1
t <sub>pgm4</sub>	Program Longword execution time	_	50	TBD	μs	

Table 21. Flash command timing specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Erase Flash Block execution time					2
t <sub>ersblk256k</sub>	256 KB data flash	_	160	800	ms	
t <sub>ersscr</sub>	Erase Flash Sector execution time	_	20	100	ms	2
	Program Section execution time					
t <sub>pgmsec512</sub>	• 512 B flash	_	TBD	TBD	ms	
t <sub>pgmsec1k</sub>	1 KB flash	_	TBD	TBD	ms	
t <sub>pgmsec2k</sub>	• 2 KB flash	_	TBD	TBD	ms	
t <sub>rd1all</sub>	Read 1s All Blocks execution time	_	_	2.8	ms	
t <sub>rdonce</sub>	Read Once execution time	_	_	35	μs	1
t <sub>pgmonce</sub>	Program Once execution time	_	50	TBD	μs	
t <sub>ersall</sub>	Erase All Blocks execution time	_	320	1600	ms	2
t <sub>vfykey</sub>	Verify Backdoor Access Key execution time	_	_	35	μs	1
	Swap Control execution time					
t <sub>swapx01</sub>	control code 0x01	_	TBD	TBD	μs	
t <sub>swapx02</sub>	control code 0x02	_	TBD	TBD	μs	
t <sub>swapx04</sub>	control code 0x04	_	TBD	TBD	μs	
t <sub>swapx08</sub>	control code 0x08	_	TBD	TBD	μs	
	Program Partition for EEPROM execution time					
t <sub>pgmpart256k</sub>	256 KB FlexNVM	_	175	TBD	ms	
	Set FlexRAM Function execution time:					
t <sub>setram32k</sub>	32 KB EEPROM backup	_	TBD	TBD	ms	
t <sub>setram256k</sub>	256 KB EEPROM backup	_	TBD	TBD	ms	
	Byte-write to FlexRAM	for EEPROM	operation			
t <sub>eewr8bers</sub>	Byte-write to erased FlexRAM location execution time	_	100	TBD	μs	3
	Byte-write to FlexRAM execution time:					
t <sub>eewr8b32k</sub>	32 KB EEPROM backup	_	TBD	TBD	ms	
t <sub>eewr8b64k</sub>	64 KB EEPROM backup	_	TBD	1.5	ms	
t <sub>eewr8b128k</sub>	128 KB EEPROM backup	_	TBD	TBD	ms	
t <sub>eewr8b256k</sub>	256 KB EEPROM backup	_	TBD	2.5	ms	
	Word-write to FlexRAM	for EEPRON	M operation			<u> </u>
t <sub>eewr16bers</sub>	Word-write to erased FlexRAM location execution time	_	100	TBD	μs	
	1		·			i

#### Peripheral operating requirements and behaviors

Table 21. Flash command timing specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Word-write to FlexRAM execution time:					
t <sub>eewr16b32k</sub>	32 KB EEPROM backup	_	TBD	TBD	ms	
t <sub>eewr16b64k</sub>	64 KB EEPROM backup	_	TBD	1.5	ms	
t <sub>eewr16b128k</sub>	128 KB EEPROM backup	_	TBD	TBD	ms	
t <sub>eewr16b256k</sub>	256 KB EEPROM backup	_	TBD	2.5	ms	
Longword-write to FlexRAM for EEPROM operation						
t <sub>eewr32bers</sub>	Longword-write to erased FlexRAM location execution time	_	200	TBD	μs	
	Longword-write to FlexRAM execution time:					
t <sub>eewr32b32k</sub>	32 KB EEPROM backup	_	TBD	TBD	ms	
t <sub>eewr32b64k</sub>	64 KB EEPROM backup	_	TBD	2.7	ms	
t <sub>eewr32b128k</sub>	128 KB EEPROM backup	_	TBD	TBD	ms	
t <sub>eewr32b256k</sub>	256 KB EEPROM backup	_	TBD	3.7	ms	

<sup>1.</sup> Assumes 25MHz flash clock frequency.

# 6.4.1.3 Flash (FTFL) current and power specifications Table 22. Flash (FTFL) current and power specifications

Symbol	Description	Тур.	Unit
I <sub>DD_PGM</sub>	Worst case programming current in program flash	10	mA

#### 6.4.1.4 Reliability specifications

Table 23. NVM reliability specifications

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes	
Program Flash							
t <sub>nvmretp10k</sub>	Data retention after up to 10 K cycles	5	TBD	_	years	2	
t <sub>nvmretp1k</sub>	Data retention after up to 1 K cycles	10	TBD	_	years	2	
t <sub>nvmretp100</sub>	Data retention after up to 100 cycles	15	TBD	_	years	2	
n <sub>nvmcycp</sub>	Cycling endurance	10 K	TBD	_	cycles	3	
Data Flash							
t <sub>nvmretd10k</sub>	Data retention after up to 10 K cycles	5	TBD	_	years	2	
t <sub>nvmretd1k</sub>	Data retention after up to 1 K cycles	10	TBD	_	years	2	
t <sub>nvmretd100</sub>	Data retention after up to 100 cycles	15	TBD	_	years	2	

<sup>2.</sup> Maximum times for erase parameters based on expectations at cycling end-of-life.

<sup>3.</sup> For byte-writes to an erased FlexRAM location, the aligned word containing the byte must be erased.

Table 23. NVM reliability specifications (continued)

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
n <sub>nvmcycd</sub>	Cycling endurance	10 K	TBD	_	cycles	3
	FlexRAM as	s EEPROM			•	
t <sub>nvmretee100</sub>	Data retention up to 100% of write endurance		TBD	_	years	2
t <sub>nvmretee10</sub>	Data retention up to 10% of write endurance	10	TBD	_	years	2
t <sub>nvmretee1</sub>	Data retention up to 1% of write endurance	15	TBD	_	years	2
	Write endurance					4
n <sub>nvmwree16</sub>	• EEPROM backup to FlexRAM ratio = 16	35 K	TBD	_	writes	
n <sub>nvmwree128</sub>	• EEPROM backup to FlexRAM ratio = 128	315 K	TBD	_	writes	
n <sub>nvmwree512</sub>	• EEPROM backup to FlexRAM ratio = 512	1.27 M	TBD	_	writes	
n <sub>nvmwree4k</sub>	• EEPROM backup to FlexRAM ratio = 4096	10 M	TBD	_	writes	
n <sub>nvmwree32k</sub>	<ul> <li>EEPROM backup to FlexRAM ratio = 32,768</li> </ul>	80 M	TBD	_	writes	

- Typical data retention values are based on intrinsic capability of the technology measured at high temperature derated to 25°C. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618.
- 2. Data retention is based on  $T_{javg} = 55$ °C (temperature profile over the lifetime of the application).
- 3. Cycling endurance represents number of program/erase cycles at -40°C  $\leq$  T<sub>i</sub>  $\leq$  125°C.
- 4. Write endurance represents the number of writes to each FlexRAM location at -40°C ≤Tj ≤ 125°C influenced by the cycling endurance of the FlexNVM (same value as data flash) and the allocated EEPROM backup per subsystem. Minimum value assumes all byte-writes to FlexRAM.

#### 6.4.1.5 Write endurance to FlexRAM for EEPROM

When the FlexNVM partition code is not set to full data flash, the EEPROM data set size can be set to any of several non-zero values.

The bytes not assigned to data flash via the FlexNVM partition code are used by the FTFL to obtain an effective endurance increase for the EEPROM data. The built-in EEPROM record management system raises the number of program/erase cycles that can be attained prior to device wear-out by cycling the EEPROM data through a larger EEPROM NVM storage space.

While different partitions of the FlexNVM are available, the intention is that a single choice for the FlexNVM partition code and EEPROM data set size is used throughout the entire lifetime of a given application. The EEPROM endurance equation and graph shown below assume that only one configuration is ever used.

Writes\_subsystem = 
$$\frac{\text{EEPROM} - 2 \times \text{EEESPLIT} \times \text{EEESIZE}}{\text{EEESPLIT} \times \text{EEESIZE}} \times \text{Write\_efficiency} \times n_{\text{nvmcycd}}$$

where

- Writes\_subsystem minimum number of writes to each FlexRAM location for subsystem (each subsystem can have different endurance)
- EEPROM allocated FlexNVM for each EEPROM subsystem based on DEPART; entered with Program Partition command
- EEESPLIT FlexRAM split factor for subsystem; entered with the Program Partition command
- EEESIZE allocated FlexRAM based on DEPART; entered with Program Partition command
- Write\_efficiency
  - 0.25 for 8-bit writes to FlexRAM
  - 0.50 for 16-bit or 32-bit writes to FlexRAM
- n<sub>nvmcycd</sub> data flash cycling endurance




Figure 9. EEPROM backup writes to FlexRAM

## 6.4.2 EzPort Switching Specifications

Table 24. EzPort switching specifications

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
EP1	EZP_CK frequency of operation (all commands except READ)	_	f <sub>SYS</sub> /2	MHz
EP1a	EZP_CK frequency of operation (READ command)	_	f <sub>SYS</sub> /8	MHz
EP2	EZP_CS negation to next EZP_CS assertion	2 x t <sub>EZP_CK</sub>	_	ns
EP3	EZP_CS input valid to EZP_CK high (setup)	5	_	ns
EP4	EZP_CK high to EZP_CS input invalid (hold)	5	_	ns
EP5	EZP_D input valid to EZP_CK high (setup)	2	_	ns
EP6	EZP_CK high to EZP_D input invalid (hold)	5	_	ns
EP7	EZP_CK low to EZP_Q output valid (setup)	_	12	ns
EP8	EZP_CK low to EZP_Q output invalid (hold)	0	_	ns
EP9	EZP_CS negation to EZP_Q tri-state	_	12	ns




Figure 10. EzPort Timing Diagram

## 6.4.3 Flexbus Switching Specifications

All processor bus timings are synchronous; input setup/hold and output delay are given in respect to the rising edge of a reference clock, FB\_CLK. The FB\_CLK frequency may be the same as the internal system bus frequency or an integer divider of that frequency.

K40 Sub-Family Data Sheet Data Sheet, Rev. 5, 5/2011.

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the Flexbus output clock (FB\_CLK). All other timing relationships can be derived from these values.

Table 25. Flexbus limited range switching specifications

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	2.7	3.6	V	
	Frequency of operation	_	50	MHz	
FB1	Clock period	20	_	ns	
FB2	Address, data, and control output valid	_	11.5	ns	1
FB3	Address, data, and control output hold	0.5	_	ns	1
FB4	Data and FB_TA input setup	8.5	_	ns	2
FB5	Data and FB_TA input hold	0.5	_	ns	2

<sup>1.</sup> Specification is valid for all FB\_AD[31:0], FB\_BE/BWEn, FB\_CSn, FB\_OE, FB\_R/W,FB\_TBST, FB\_TSIZ[1:0], FB\_ALE, and FB\_TS.

Table 26. Flexbus full range switching specifications

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	1.71	3.6	V	
	Frequency of operation	_	TBD	MHz	
FB1	Clock period	TBD	_	ns	
FB2	Address, data, and control output valid	_	13.5	ns	1
FB3	Address, data, and control output hold	0	_	ns	1
FB4	Data and FB_TA input setup	13.7	_	ns	2
FB5	Data and FB_TA input hold	0.5	_	ns	2

<sup>1.</sup> Specification is valid for all FB\_AD[31:0], FB\_BE/BWEn, FB\_CSn, FB\_OE, FB\_R/W,FB\_TBST, FB\_TSIZ[1:0], FB\_ALE, and FB\_TS.

<sup>2.</sup> Specification is valid for all FB\_AD[31:0] and FB\_TA.

<sup>2.</sup> Specification is valid for all FB\_AD[31:0] and FB\_TA.




Figure 11. FlexBus read timing diagram




Figure 12. FlexBus write timing diagram

# 6.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

# 6.6 Analog

## 6.6.1 ADC electrical specifications

The 16-bit accuracy specifications listed in Table 27 and Table 28 are achievable on the differential pins ADCx\_DP0, ADCx\_DM0, ADCx\_DP1, ADCx\_DM1, ADCx\_DP3, and ADCx\_DM3.

The ADCx\_DP2 and ADCx\_DM2 ADC inputs are connected to the PGA outputs and are not direct device pins. Accuracy specifications for these pins are defined in Table 29 and Table 30.

All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy specifications.

# 6.6.1.1 16-bit ADC operating conditions Table 27. 16-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	Absolute	1.71	_	3.6	V	
$\Delta V_{DDA}$	Supply voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> - V <sub>DDA</sub> )	-100	0	+100	mV	2
$\Delta V_{SSA}$	Ground voltage	Delta to V <sub>SS</sub> (V <sub>SS</sub> -V <sub>SSA</sub> )	-100	0	+100	mV	2
V <sub>REFH</sub>	ADC reference voltage high		1.13	$V_{DDA}$	$V_{DDA}$	V	
V <sub>REFL</sub>	Reference voltage low		V <sub>SSA</sub>	V <sub>SSA</sub>	V <sub>SSA</sub>	V	
V <sub>ADIN</sub>	Input voltage		V <sub>REFL</sub>	_	V <sub>REFH</sub>	V	
C <sub>ADIN</sub>	Input	16 bit modes	_	8	10	pF	
	capacitance	• 8/10/12 bit modes	_	4	5		
R <sub>ADIN</sub>	Input resistance		_	2	5	kΩ	
R <sub>AS</sub>	Analog source resistance	13/12 bit modes f <sub>ADCK</sub> < 4MHz	_	_	5	kΩ	3
f <sub>ADCK</sub>	ADC conversion	≤ 13 bit modes					4
	clock frequency		1.0	_	18.0	MHz	
$f_{ADCK}$	ADC conversion	16 bit modes					5
	clock frequency		2.0	_	12.0	MHz	

Table 27. 16-bit ADC operating conditions (continued)

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
C <sub>rate</sub>	ADC conversion	≤ 13 bit modes					6
	rate	No ADC hardware averaging	20.000	_	818.330	Ksps	
		Continuous conversions enabled, subsequent conversion time					
C <sub>rate</sub>	ADC conversion rate	16 bit modes  No ADC hardware averaging	37.037	_	461.467	Ksps	7
		Continuous conversions enabled, subsequent conversion time					

- 1. Typical values assume  $V_{DDA} = 3.0 \text{ V}$ , Temp = 25°C,  $f_{ADCK} = 1.0 \text{ MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.
- 2. DC potential difference.
- This resistance is external to MCU. The analog source resistance should be kept as low as possible in order to achieve the
  best results. The results in this datasheet were derived from a system which has <8 Ω analog source resistance. The R<sub>AS</sub>/
  C<sub>AS</sub> time constant should be kept to <1ns.</li>
- 4. In order to use the maximum ADC conversion clock frequency ADHSC bit should be set and the ADLPC should be clear.
- 5. In order to use the maximum ADC conversion clock frequency ADHSC bit should be set and the ADLPC should be clear.
- For guidelines and examples of conversion rate calculation please download the ADC calculator tool http:// cache.freescale.com/files/soft\_dev\_tools/software/app\_software/converters/ADC\_CALCULATOR\_CNV.zip?fpsp=1
- 7. For guidelines and examples of conversion rate calculation please download the ADC calculator tool http://cache.freescale.com/files/soft\_dev\_tools/software/app\_software/converters/ADC\_CALCULATOR\_CNV.zip?fpsp=1




Figure 13. ADC input impedance equivalency diagram

K40 Sub-Family Data Sheet Data Sheet, Rev. 5, 5/2011.

# 6.6.1.2 16-bit ADC electrical characteristics Table 28. 16-bit ADC characteristics (V<sub>REFH</sub> = V<sub>DDA</sub>, V<sub>REFL</sub> = V<sub>SSA</sub>)

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
I <sub>DDA_ADC</sub>	Supply current		0.215	_	1.7	mA	3
	ADC	ADLPC=1, ADHSC=0	1.2	2.4	3.9	MHz	t <sub>ADACK</sub> = 1/
	asynchronous clock source	ADLPC=1, ADHSC=1	3.0	4.0	7.3	MHz	f <sub>ADACK</sub>
f <sub>ADACK</sub>		ADLPC=0, ADHSC=0	2.4	5.2	6.1	MHz	
		ADLPC=0, ADHSC=1	4.4	6.2	9.5	MHz	
	Sample Time	See Reference Manual chapte	r for sample	times		I.	ı
TUE	Total unadjusted	≤13 bit modes		±0.8	±TBD	LSB <sup>4</sup>	ADC
	error	• <12 bit modes		±0.5	±1		conversion clock <12MHz, Max hardware averaging
							(AVGE = %1, AVGS = %11)
DNL	Differential non-	• ≤13 bit modes		±0.7	±TBD	LSB <sup>4</sup>	ADC
	linearity	• <12 bit modes		±0.2	±0.5		conversion clock <12MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
INL	Integral non-	<ul> <li>≤13 bit modes</li> </ul>	_	±1.0	±TBD	LSB <sup>4</sup>	Max
	linearity	<ul> <li>&lt;12 bit modes</li> </ul>	_	±0.5	±TBD		averaging
$E_FS$	Full-scale error	• ≤13 bit modes	_	±0.4	±TBD	LSB <sup>4</sup>	V <sub>ADIN</sub> =
		<12 bit modes	_	±1.0	±TBD		$V_{DDA}$
EQ	Quantization	16 bit modes	_	-1 to 0	_	LSB <sup>4</sup>	
	error	• ≤13 bit modes	_	_	±0.5		
ENOB	Effective number	16 bit differential mode			_		5
	of bits	• Avg=32	TBD	13.6	_	bits	
		• Avg=1	TBD	13.2		bits	
		16 bit single-ended mode			_ _		
		• Avg=32	TBD	TBD		bits	
		• Avg=1	TBD	TBD		bits	

Table 28. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
SINAD	Signal-to-noise plus distortion	See ENOB	6.02	2 × ENOB +	1.76	dB	
THD	Total harmonic distortion	16 bit differential mode     Avg=32	_	-94	TBD	dB	5
		16 bit single-ended mode  • Avg=32	_	TBD	TBD	dB	
SFDR	Spurious free dynamic range	16 bit differential mode  • Avg=32	TBD	95	_	dB	5
		16 bit single-ended mode  • Avg=32	TBD	TBD	_	dB	
E <sub>IL</sub>	Input leakage error			$I_{ln} \times R_{AS}$		mV	I <sub>In</sub> = leakage current
							(refer to the MCU's voltage and current operating ratings)
	Temp sensor slope	• -40°C to 105°C	_	TBD	_	mV/°C	
V <sub>TEMP25</sub>	Temp sensor voltage	25°C	_	TBD	_	mV	

- 1. All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DDA}$
- Typical values assume V<sub>DDA</sub> = 3.0 V, Temp = 25°C, f<sub>ADCK</sub> = 2.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- The ADC supply current depends on the ADC conversion clock speed, conversion rate and the ADLPC bit (low power).For lowest power operation the ADLPC bit should be set, the HSC bit should be clear with 1MHz ADC conversion clock speed.
- 4.  $1 LSB = (V_{REFH} V_{REFL})/2^{N}$
- 5. Input data is 1 kHz sine wave.

### Figure TBD

#### Figure 14. Typical TUE vs. ADC conversion rate 12-bit single-ended mode

#### Figure TBD

Figure 15. Typical ENOB vs. Averaging for 16-bit differential and 16-bit single-ended modes

# 6.6.1.3 16-bit ADC with PGA operating conditions Table 29. 16-bit ADC with PGA operating conditions

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	Absolute	1.71	_	3.6	V	
$V_{REFPGA}$	PGA ref voltage		VREF_OU T	VREF_OU T	VREF_OU T	V	2, 3
V <sub>ADIN</sub>	Input voltage		V <sub>SSA</sub>	_	$V_{DDA}$	V	
$V_{CM}$	Input Common Mode range		V <sub>SSA</sub>	_	$V_{DDA}$	V	
R <sub>PGAD</sub>	Differential input	Gain = 1, 2, 4, 8	_	128	_	kΩ	IN+ to IN-4
	impedance	Gain = 16, 32	_	64	_		
		Gain = 64	_	32	_		
R <sub>AS</sub>	Analog source resistance		_	100	_	Ω	5
T <sub>S</sub>	ADC sampling time		1.25	_	_	μs	6
C <sub>rate</sub>	ADC conversion rate	≤ 13 bit modes  No ADC hardware averaging  Continuous conversions enabled  Peripheral clock = 50  MHz	18.484	_	450	Ksps	7
		16 bit modes  No ADC hardware averaging  Continuous conversions enabled  Peripheral clock = 50  MHz	37.037	_	250	Ksps	8

- 1. Typical values assume V<sub>DDA</sub> = 3.0 V, Temp = 25°C, f<sub>ADCK</sub> = 6 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- 2. ADC must be configured to use the internal voltage reference (VREF\_OUT)
- 3. PGA reference is internally connected to the VREF\_OUT pin. If the user wishes to drive VREF\_OUT with a voltage other than the output of the VREF module, the VREF module must be disabled.
- 4. For single ended configurations the input impedance of the driven input is  $R_{PGAD}/2$
- 5. The analog source resistance (R<sub>AS</sub>), external to MCU, should be kept as minimum as possible. Increased R<sub>AS</sub> causes drop in PGA gain without affecting other performances. This is not dependent on ADC clock frequency.
- The minimum sampling time is dependent on input signal frequency and ADC mode of operation. A minimum of 1.25μs
  time should be allowed for F<sub>in</sub>=4 kHz at 16-bit differential mode. Recommended ADC setting is: ADLSMP=1, ADLSTS=2 at
  8 MHz ADC clock.
- 7. ADC clock = 18 MHz, ADLSMP = 1, ADLST = 00, ADHSC = 1
- 8. ADC clock = 12 MHz, ADLSMP = 1, ADLST = 01, ADHSC = 1

# 6.6.1.4 16-bit ADC with PGA characteristics Table 30. 16-bit ADC with PGA characteristics

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
I <sub>DDA_PGA</sub>	Supply current	Low power (ADC_PGA[PGALPb]=0)	_	420	TBD	μΑ	2
I <sub>DC_PGA</sub>	Input DC current		$\frac{2}{R_{\text{PGAD}}} \left(\frac{1}{R_{\text{PGAD}}}\right)$	V <sub>REFPGA</sub> ×0.5 (Gain+	83)–V <sub>CM</sub>	A	3
		Gain =1, V <sub>REFPGA</sub> =1.2V, V <sub>CM</sub> =0.5V	_	1.54	_	μА	
		Gain =64, V <sub>REFPGA</sub> =1.2V, V <sub>CM</sub> =0.1V	_	0.57	_	μA	
G	Gain <sup>4</sup>	• PGAG=0	0.95	1	1.05		$R_{AS} < 100\Omega$
		• PGAG=1	1.9	2	2.1		
		• PGAG=2	3.8	4	4.2		
		• PGAG=3	7.6	8	8.4		
		• PGAG=4	15.2	16	16.6		
		• PGAG=5	30.0	31.6	33.2		
		• PGAG=6	58.8	63.3	67.8		
BW	Input signal	16-bit modes	_	_	4	kHz	
	bandwidth	• < 16-bit modes	_	_	40	kHz	
PSRR	Power supply rejection ratio	Gain=1	TBD	TBD	_	dB	V <sub>DDA</sub> = 3V ±100mV, f <sub>VDDA</sub> = 50Hz, 60Hz
CMRR	Common mode	• Gain=1	TBD	TBD		dB	V <sub>CM</sub> =
	rejection ratio	• Gain=64	TBD	TBD	_	dB	500mVpp, f <sub>VCM</sub> = 50Hz, 100Hz
V <sub>OFS</sub>	Input offset voltage		_	0.2	TBD	mV	Output offset = V <sub>OFS</sub> *(Gain+1)
T <sub>GSW</sub>	Gain switching settling time		_	_	10	μs	5
dG/dT	Gain drift over	• Gain=1	_	TBD	TBD	ppm/°C	0 to 50°C
	temperature	• Gain=64	_	TBD	TBD	ppm/°C	
dV <sub>OFS</sub> /dT	Offset drift over temperature	Gain=1	_	TBD	TBD	ppm/°C	0 to 50°C, ADC Averaging=32
dG/dV <sub>DDA</sub>	Gain drift over	• Gain=1	_	TBD	TBD	%/V	V <sub>DDA</sub> from 1.71
	supply voltage	• Gain=64	_	TBD	TBD	%/V	to 3.6V

Table 30. 16-bit ADC with PGA characteristics (continued)

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
E <sub>IL</sub>	Input leakage error	All modes		$I_{ln} \times R_{AS}$		mV	I <sub>In</sub> = leakage current
							(refer to the MCU's voltage and current operating ratings)
V <sub>PP,DIFF</sub>	Maximum differential input signal swing		,	√ <sub>x</sub> ,V <sub>DDA</sub> –V <sub>x</sub> )- Gain	,	V	6
		where $V_X = V_{REFPGA} \times 0.583$					
SNR	Signal-to-noise	• Gain=1	TBD	83.0	_	dB	16-bit differential
	ratio	• Gain=64	TBD	57.5	_	dB	mode, Average=32
THD	Total harmonic	• Gain=1	TBD	89.4	_	dB	16-bit
	distortion	• Gain=64	TBD	90.0	_	dB	differential mode, Average=32, f <sub>in</sub> =500Hz
SFDR	Spurious free	• Gain=1	TBD	90.9	_	dB	16-bit
	dynamic range	• Gain=64	TBD	77.0	_	dB	differential mode, Average=32, f <sub>in</sub> =500Hz
ENOB	Effective number	Gain=1, Average=4	TBD	12.3	_	bits	16-bit
	of bits	• Gain=1, Average=8	TBD	12.7	_	bits	differential mode,f <sub>in</sub> =100H
		• Gain=64, Average=4	TBD	8.4	_	bits	z
		• Gain=64, Average=8	TBD	8.7	_	bits	
		• Gain=1, Average=32	TBD	13.3	_	bits	
		• Gain=2, Average=32	TBD	13.1	_	bits	
		• Gain=4, Average=32	TBD	12.5	_	bits	
		• Gain=8, Average=32	TBD	11.8	_	bits	
		• Gain=16, Average=32	TBD	11.1	_	bits	
		• Gain=32, Average=32	TBD	10.2	_	bits	
		• Gain=64, Average=32	TBD	9.3	_	bits	
SINAD	Signal-to-noise plus distortion ratio	See ENOB	6.02	× ENOB +	1.76	dB	

- 1. Typical values assume  $V_{DDA}$  =3.0V, Temp=25°C,  $f_{ADCK}$ =6MHz unless otherwise stated.
- 2. This current is a PGA module adder, in addition to and ADC conversion currents.
- 3. Between IN+ and IN-. The PGA draws a DC current from the input terminals. The magnitude of the DC current is a strong function of input common mode voltage  $(V_{CM})$  and the PGA gain.
- 4. Gain = 2<sup>PGAG</sup>
- 5. After changing the PGA gain setting, a minimum of 2 ADC+PGA conversions should be ignored.

6. Limit the input signal swing so that the PGA does not saturate during operation. Input signal swing is dependent on the PGA reference voltage and gain setting.

## 6.6.2 CMP and 6-bit DAC electrical specifications

Table 31. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
$V_{DD}$	Supply voltage	1.71	_	3.6	V
I <sub>DDHS</sub>	Supply current, High-speed mode (EN=1, PMODE=1)	_	_	200	μΑ
I <sub>DDLS</sub>	Supply current, low-speed mode (EN=1, PMODE=0)	_	_	20	μΑ
V <sub>AIN</sub>	Analog input voltage	V <sub>SS</sub> - 0.3	_	V <sub>DD</sub>	V
V <sub>AIO</sub>	Analog input offset voltage	_	_	20	mV
$V_{H}$	Analog comparator hysteresis <sup>1</sup>				
	• CR0[HYSTCTR] = 00	_	5	_	mV
	• CR0[HYSTCTR] = 01	_	10	_	mV
	• CR0[HYSTCTR] = 10	_	20	_	mV
	• CR0[HYSTCTR] = 11	_	30	_	mV
V <sub>CMPOh</sub>	Output high	V <sub>DD</sub> – 0.5	_	_	V
V <sub>CMPOI</sub>	Output low	_	_	0.5	V
t <sub>DHS</sub>	Propagation delay, high-speed mode (EN=1, PMODE=1)	20	50	200	ns
t <sub>DLS</sub>	Propagation delay, low-speed mode (EN=1, PMODE=0)	120	250	600	ns
	Analog comparator initialization delay <sup>2</sup>	_	_	40	μs
I <sub>DAC6b</sub>	6-bit DAC current adder (enabled)	_	7	_	μΑ
INL	6-bit DAC integral non-linearity	-0.5	_	0.5	LSB <sup>3</sup>
DNL	6-bit DAC differential non-linearity	-0.3	_	0.3	LSB

<sup>1.</sup> Typical hysteresis is measured with input voltage range limited to 0.6 to  $V_{DD}$ -0.6V.

<sup>2.</sup> Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.

<sup>3. 1</sup> LSB = V<sub>reference</sub>/64




Figure 16. Typical hysteresis vs. Vin level (VDD=3.3V, PMODE=0)




Figure 17. Typical hysteresis vs. Vin level (VDD=3.3V, PMODE=1)

### 6.6.3 12-bit DAC electrical characteristics

# 6.6.3.1 12-bit DAC operating requirements Table 32. 12-bit DAC operating requirements

Symbol	Desciption	Min.	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	1.71	3.6	V	
V <sub>DACR</sub>	Reference voltage	1.13	3.6	V	1
T <sub>A</sub>	Temperature	-40	105	°C	
C <sub>L</sub>	Output load capacitance	_	100	pF	2
ΙL	Output load current	_	1	mA	

<sup>1.</sup> The DAC reference can be selected to be VDDA or the voltage output of the VREF module (VREF\_OUT)

<sup>2.</sup> A small load capacitance (47 pF) can improve the bandwidth performance of the DAC

# 6.6.3.2 12-bit DAC operating behaviors Table 33. 12-bit DAC operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DDA_DACLP</sub>	Supply current — low-power mode	_	_	150	μΑ	
I <sub>DDA_DACH</sub>	Supply current — high-speed mode	_	_	700	μА	
t <sub>DACLP</sub>	Full-scale settling time (0x080 to 0xF7F) — low-power mode	_	100	200	μs	1
t <sub>DACHP</sub>	Full-scale settling time (0x080 to 0xF7F) — high-power mode	_	15	30	μs	1
t <sub>CCDACLP</sub>	Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode	_	0.7	1	μs	1
V <sub>dacoutl</sub>	DAC output voltage range low — high-speed mode, no load, DAC set to 0x000	_	_	100	mV	
V <sub>dacouth</sub>	DAC output voltage range high — high-speed mode, no load, DAC set to 0xFFF	V <sub>DACR</sub> -100	_	V <sub>DACR</sub>	mV	
INL	Integral non-linearity error — high speed mode	_	_	±8	LSB	2
DNL	Differential non-linearity error — V <sub>DACR</sub> > 2 V	_	_	±1	LSB	3
DNL	Differential non-linearity error — V <sub>DACR</sub> = VREF_OUT	_	_	±1	LSB	4
V <sub>OFFSET</sub>	Offset error	_	±0.4	±0.8	%FSR	5
E <sub>G</sub>	Gain error	_	±0.1	±0.6	%FSR	5
PSRR	Power supply rejection ratio, V <sub>DDA</sub> > = 2.4 V	60		90	dB	
T <sub>CO</sub>	Temperature coefficient offset voltage	_	3.7	_	μV/C	6
T <sub>GE</sub>	Temperature coefficient gain error	_	TBD	_	ppm of FSR/C	
A <sub>C</sub>	Offset aging coefficient	_	_	TBD	μV/yr	
Rop	Output resistance load = $3 \text{ k}\Omega$	_	_	250	Ω	
SR	Slew rate -80h→ F7Fh→ 80h				V/µs	
	High power (SP <sub>HP</sub> )	1.2	1.7	_		
	• Low power (SP <sub>LP</sub> )	0.05	0.12	_		
СТ	Channel to channel cross talk	_	_	-80	dB	
BW	3dB bandwidth				kHz	
	High power (SP <sub>HP</sub> )	550	_	_		
	Low power (SP <sub>LP</sub> )	40	_	_		

- 1. Settling within ±1 LSB
- 2. The INL is measured for 0+100mV to  $\ensuremath{V_{DACR}}\xspace-100\ mV$
- 3. The DNL is measured for 0+100 mV to  $\ensuremath{V_{DACR}}\xspace-100$  mV
- 4. The DNL is measured for 0+100mV to  $V_{DACR}$ -100 mV with  $V_{DDA} > 2.4 \text{V}$
- 5. Calculated by a best fit curve from  $V_{SS}$ +100 mV to  $V_{DACR}$ -100 mV

6. VDDA = 3.0V, reference select set for VDDA (DACx\_CO:DACRFS = 1), high power mode(DACx\_C0:LPEN = 0), DAC set to 0x800, Temp range from -40C to 105C




Figure 18. Typical INL error vs. digital code

55




Figure 19. Offset at half scale vs. temperature

## 6.6.4 Voltage reference electrical specifications

Table 34. VREF full-range operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>DDA</sub>	Supply voltage	1.71	3.6	V	
T <sub>A</sub>	Temperature	-40	105	°C	
C <sub>L</sub>	Output load capacitance	_	100	nF	

Table 35. VREF full-range operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>out</sub>	Voltage reference output with factory trim at nominal V <sub>DDA</sub> and temperature=25C	TBD	1.2	TBD	V	

Table 35. VREF full-range operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
$V_{out}$	Voltage reference output with— factory trim	TBD	_	TBD	V	
$V_{out}$	Voltage reference output — user trim	1.198	_	1.202	V	
V <sub>step</sub>	Voltage reference trim step	_	0.5	_	mV	
$V_{drift}$	Temperature drift (Vmax -Vmin across the full temperature range)	_	_	40	mV	See Figure 20
Ac	Aging coefficient	_	_	TBD	ppm/year	
I <sub>bg</sub>	Bandgap only (MODE_LV = 00) current	_	_	TBD	μA	
I <sub>tr</sub>	Tight-regulation buffer (MODE_LV =10) current	_	_	1.1	mA	
$\Delta V_{LOAD}$	Load regulation (MODE_LV = 10)				mV	1
	• current = + 1.0 mA	_	_	TBD		
	• current = - 1.0 mA	_	_	TBD		
T <sub>stup</sub>	Buffer startup time	_	_	100	μs	
DC	Line regulation (power supply rejection)	_	_	TBD	mV	
		-60	_	TBD	dB	

<sup>1.</sup> Load regulation voltage is the difference between the VREF\_OUT voltage with no load vs. voltage with defined load

#### Table 36. VREF limited-range operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
$T_A$	Temperature	0	50	°C	

Table 37. VREF limited-range operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>out</sub>	Voltage reference output with factory trim	TBD	TBD	V	

TBD

Figure 20. Typical output vs.temperature

TBD

Figure 21. Typical output vs. VDD

### 6.7 Timers

See General switching specifications.

### 6.8 Communication interfaces

## 6.8.1 USB electrical specifications

The USB electricals for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit http://www.usb.org.

## 6.8.2 USB DCD electrical specifications

Table 38. USB DCD electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V <sub>DP_SRC</sub>	USB_DP source voltage (up to 250 μA)	TBD	TBD	TBD	V
V <sub>LGC</sub>	Threshold voltage for logic high	0.8	_	2.0	V
I <sub>DP_SRC</sub>	USB_DP source current	7	10	13	μΑ
I <sub>DM_SINK</sub>	USB_DM sink current	50	100	150	μΑ
R <sub>DM_DWN</sub>	D- pulldown resistance for data pin contact detect	14.25	_	24.8	kΩ
V <sub>DAT_REF</sub>	Data detect voltage	0.25	TBD	0.4	V

## 6.8.3 USB VREG electrical specifications

Table 39. USB VREG electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
VREGIN	Input supply voltage	2.7	_	5.5	V	
I <sub>DDon</sub>	Quiescent current — Run mode, load current equal zero, input supply (VREGIN) > 3.6 V	_	120	TBD	μΑ	
I <sub>DDstby</sub>	Quiescent current — Standby mode, load current equal zero	_	1	TBD	μΑ	
I <sub>DDoff</sub>	Quiescent current — Shutdown mode  • VREGIN = 5.0 V and temperature=25C  • Across operating voltage and temperature		500 —	— TBD	nA μA	
I <sub>LOADrun</sub>	Maximum load current — Run mode	_	_	120	mA	
I <sub>LOADstby</sub>	Maximum load current — Standby mode	_	_	1	mA	

Table 39. USB VREG electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>Reg33out</sub>	Regulator output voltage — Input supply (VREGIN) > 3.6 V					
	• Run mode	3	3.3	3.6	V	
	Standby mode	TBD	2.8	3.6	V	
V <sub>Reg33out</sub>	Regulator output voltage — Input supply (VREGIN) < 3.6 V, pass-through mode	TBD	_	3.6	V	1
C <sub>OUT</sub>	External output capacitor	1.76	2.2	8.16	μF	
ESR	External output capacitor equivalent series resistance	1	_	100	mΩ	
I <sub>LIM</sub>	Short circuit current	TBD	290	TBD	mA	

<sup>1.</sup> Operating in pass-through mode: regulator output voltage equal to the input voltage minus a drop proportional to I<sub>Load</sub>.

### 6.8.4 CAN switching specifications

See General switching specifications.

## 6.8.5 DSPI switching specifications (low-speed mode)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provides DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

Table 40. Master mode DSPI timing (low-speed mode)

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	1.71	3.6	V	1
	Frequency of operation	_	12.5	MHz	
DS1	DSPI_SCK output cycle time	4 x t <sub>BUS</sub>	_	ns	
DS2	DSPI_SCK output high/low time	(t <sub>SCK</sub> /2) - 4	(t <sub>SCK/2)</sub> + 4	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	(t <sub>BUS</sub> x 2) –	_	ns	2
DS4	DSPI_SCK to DSPI_PCSn invalid delay	(t <sub>BUS</sub> x 2) – 4	_	ns	3
DS5	DSPI_SCK to DSPI_SOUT valid	_	10	ns	

Table 40. Master mode DSPI timing (low-speed mode) (continued)

Num	Description	Min.	Max.	Unit	Notes
DS6	DSPI_SCK to DSPI_SOUT invalid	-2	_	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	15	_	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	_	ns	

- 1. The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.
- 2. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].
- 3. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].




Figure 22. DSPI classic SPI timing — master mode

Table 41. Slave mode DSPI timing (low-speed mode)

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
	Frequency of operation	_	6.25	MHz
DS9	DSPI_SCK input cycle time	8 x t <sub>BUS</sub>	_	ns
DS10	DSPI_SCK input high/low time	(t <sub>SCK</sub> /2) - 4	(t <sub>SCK/2)</sub> + 4	ns
DS11	DSPI_SCK to DSPI_SOUT valid	_	20	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	_	ns
DS13	DSPI_SIN to DSPI_SCK input setup	5	_	ns
DS14	DSPI_SCK to DSPI_SIN input hold	15	_	ns
DS15	DSPI_SS active to DSPI_SOUT driven	_	19	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	_	19	ns




Figure 23. DSPI classic SPI timing — slave mode

## 6.8.6 DSPI switching specifications (high-speed mode)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provide DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

Table 42.	Master mode DSPI	timing (high-speed mode)
-----------	------------------	--------------------------

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	2.7	3.6	V	
	Frequency of operation	_	25	MHz	
DS1	DSPI_SCK output cycle time	2 x t <sub>BUS</sub>	_	ns	
DS2	DSPI_SCK output high/low time	(t <sub>SCK</sub> /2) - 2	(t <sub>SCK</sub> /2) + 2	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	(t <sub>BUS</sub> x 2) –	_	ns	1
DS4	DSPI_SCK to DSPI_PCSn invalid delay	(t <sub>BUS</sub> x 2) –	_	ns	2
DS5	DSPI_SCK to DSPI_SOUT valid	_	8.5	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-2	_	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	TBD	_	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	_	ns	

<sup>1.</sup> The delay is programmable in SPIx CTARn[PSSCK] and SPIx CTARn[CSSCK].

<sup>2.</sup> The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].




Figure 24. DSPI classic SPI timing — master mode

Table 43. Slave mode DSPI timing (high-speed mode)

Num	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
	Frequency of operation		12.5	MHz
DS9	DSPI_SCK input cycle time	4 x t <sub>BUS</sub>	_	ns
DS10	DSPI_SCK input high/low time	(t <sub>SCK</sub> /2) - 2	(t <sub>SCK</sub> /2 + 2	ns
DS11	DSPI_SCK to DSPI_SOUT valid	_	10	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	_	ns
DS13	DSPI_SIN to DSPI_SCK input setup	2	_	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	_	ns
DS15	DSPI_SS active to DSPI_SOUT driven	_	14	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	_	14	ns




Figure 25. DSPI classic SPI timing — slave mode

# 6.8.7 I<sup>2</sup>C switching specifications

See General switching specifications.

## 6.8.8 UART switching specifications

See General switching specifications.

## 6.8.9 SDHC specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

Table 44. SDHC switching specifications

Num	Symbol	Description	Min.	Max.	Unit	
		Operating voltage	2.7	3.6	V	
		Card input clock				
SD1	fpp	Clock frequency (low speed)	0	400	kHz	
	fpp	Clock frequency (SD\SDIO full speed)	0	25	MHz	
	fpp	Clock frequency (MMC full speed)	0	20	MHz	
	f <sub>OD</sub>	Clock frequency (identification mode)	0	400	kHz	
SD2	t <sub>WL</sub>	Clock low time	7	_	ns	
SD3	t <sub>WH</sub>	Clock high time	7	_	ns	
SD4	t <sub>TLH</sub>	Clock rise time	_	3	ns	
SD5	t <sub>THL</sub>	Clock fall time	_	3	ns	
		SDHC output / card inputs SDHC_CMD, SDHC_DAT	(reference to	SDHC_CLK)		
SD6	t <sub>OD</sub>	SDHC output delay (output valid)	-5	6.5	ns	
	SDHC input / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK)					
SD7	t <sub>ISU</sub>	SDHC input setup time	5	_	ns	
SD8	t <sub>IH</sub>	SDHC input hold time	0	_	ns	




Figure 26. SDHC timing

# 6.8.10 I<sup>2</sup>S switching specifications

This section provides the AC timings for the I<sup>2</sup>S in master (clocks driven) and slave modes (clocks input). All timings are given for non-inverted serial clock polarity (TCR[TSCKP] = 0, RCR[RSCKP] = 0) and a non-inverted frame sync (TCR[TFSI] = 0, RCR[RFSI] = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timings remain valid by inverting the clock signal (I2S\_BCLK) and/or the frame sync (I2S\_FS) shown in the figures below.

Table 45. I<sup>2</sup>S master mode timing

Num	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
S1	I2S_MCLK cycle time	2 x t <sub>SYS</sub>		ns
S2	I2S_MCLK pulse width high/low	45%	55%	MCLK period
S3	I2S_BCLK cycle time	5 x t <sub>SYS</sub>	_	ns
S4	I2S_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_BCLK to I2S_FS output valid	_	15	ns
S6	I2S_BCLK to I2S_FS output invalid	-2.5	_	ns
S7	I2S_BCLK to I2S_TXD valid	_	15	ns
S8	I2S_BCLK to I2S_TXD invalid	-3	_	ns
S9	I2S_RXD/I2S_FS input setup before I2S_BCLK	20	_	ns
S10	I2S_RXD/I2S_FS input hold after I2S_BCLK	0	_	ns

K40 Sub-Family Data Sheet Data Sheet, Rev. 5, 5/2011.




Figure 27. I<sup>2</sup>S timing — master mode

Table 46. I<sup>2</sup>S slave mode timing

Num	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
S11	I2S_BCLK cycle time (input)	8 x t <sub>SYS</sub>	_	ns
S12	I2S_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_FS input setup before I2S_BCLK	10	_	ns
S14	I2S_FS input hold after I2S_BCLK	3	_	ns
S15	I2S_BCLK to I2S_TXD/I2S_FS output valid	_	20	ns
S16	I2S_BCLK to I2S_TXD/I2S_FS output invalid	0	_	ns
S17	I2S_RXD setup before I2S_BCLK	10	_	ns
S18	I2S_RXD hold after I2S_BCLK	2	_	ns




Figure 28. I<sup>2</sup>S timing — slave modes

# 6.9 Human-machine interfaces (HMI)

# 6.9.1 TSI electrical specifications

Table 47. TSI electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>DDTSI</sub>	Operating voltage	1.71	_	3.6	V	
C <sub>ELE</sub>	Target electrode capacitance range	1	20	500	pF	1
f <sub>REFmax</sub>	Reference oscillator frequency	_	5.5	TBD	MHz	2
f <sub>ELEmax</sub>	Electrode oscillator frequency	_	0.5	TBD	MHz	3
C <sub>REF</sub>	Internal reference capacitor	TBD	1	TBD	pF	
V <sub>DELTA</sub>	Oscillator delta voltage	TBD	600	TBD	mV	4
I <sub>REF</sub>	Reference oscillator current source base current	_	1.133	TBD	μΑ	3, 5
I <sub>ELE</sub>	Electrode oscillator current source base current	_	1.133	TBD	μΑ	3, 5
Pres5	Electrode capacitance measurement precision	_	TBD	TBD	%	6
Pres20	Electrode capacitance measurement precision	_	TBD	TBD	%	7
Pres100	Electrode capacitance measurement precision	_	TBD	TBD	%	8
MaxSens2 0	Maximum sensitivity @ 20 pF electrode	0.003	0.25		fF/count	9
MaxSens	Maximum sensitivity	0.003	_	_	fF/count	10
Res	Resolution	_	_	16	bits	_
T <sub>Con20</sub>	Response time @ 20 pF	8	15	25	μs	11

Table continues on the next page...

K40 Sub-Family Data Sheet Data Sheet, Rev. 5, 5/2011.

Table 47. TSI electrical specifications (continued)

Symbo	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>TSI_RUN</sub>	Current added in run mode	_	55	_	μΑ	
I <sub>TSI_LP</sub>	Low power mode current adder	_	1.3	TBD	μΑ	12

- 1. The TSI module is functional with capacitance values outside this range. However, optimal performance is not guaranteed.
- 2. CAPTRM=7, DELVOL=7, and fixed external capacitance of 20 pF.
- 3. CAPTRM=0, DELVOL=2, and fixed external capacitance of 20 pF.
- 4. CAPTRM=0, EXTCHRG=9, and fixed external capacitance of 20 pF.
- 5. The programmable current source value is generated by multiplying the SCANC[REFCHRG] value and the base current.
- 6. Measured with a 5 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 8; lext = 16.
- 7. Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 2; lext = 16.
- 8. Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 16, NSCN = 3; lext = 16.
- 9. Measured with a 20 pF electrode, reference oscillator frequency of  $\sim$ 5 MHz (I<sub>REF</sub> = 5  $\mu$ A, REFCHRG = 4), PS = 128, NSCN = 2; lext = 16 (EXTCHRG = 15).
- 10. Typical value depends on the configuration used.
- 11. Time to do one complete measurement of the electrode. Sensitivity resolution of 0.0133 pF, PS = 0, NSCN = 0, 1 electrode, DELVOL = 2, EXTCHRG = 15.
- 12. CAPTRM=7, DELVOL=2, REFCHRG=0, EXTCHRG=4, PS=7, NSCN=0F, LPSCNITV=F, LPO is selected (1 kHz), and fixed external capacitance of 20 pF. Data is captured with an average of 7 periods window.

#### 6.9.2 LCD electrical characteristics

Table 48. LCD electricals

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>Frame</sub>	LCD frame frequency	28	30	58	Hz	
C <sub>LCD</sub>	LCD charge pump capacitance — nominal value	_	100	_	nF	1
C <sub>BYLCD</sub>	LCD bypass capacitance — nominal value	_	100	_	nF	1
C <sub>Glass</sub>	LCD glass capacitance	_	2000	8000	pF	2
V <sub>IREG</sub>	V <sub>IREG</sub>					3
	• HREFSEL = 0	0.89	1.00	1.15	V	
	• HREFSEL = 1	1.49	1.67	1.85	V	
$\Delta_{RTRIM}$	V <sub>IREG</sub> TRIM resolution	3.0	_	_	% V <sub>IREG</sub>	
_	V <sub>IREG</sub> ripple					
	• HREFSEL = 0	_	_	30	mV	
	• HREFSEL = 1	_	_	50	mV	
I <sub>VIREG</sub>	V <sub>IREG</sub> current adder — RVEN = 1	_	1	_	μΑ	4
I <sub>RBIAS</sub>	RBIAS current adder	_	10	_	μA	
	• LADJ = 10 or 11 — High load (LCD glass capacitance ≤ 8000 pF)	_	1	_	μA	
	• LADJ = 00 or 01 — Low load (LCD glass capacitance ≤ 2000 pF)					

Table 48. LCD electricals (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
R <sub>RBIAS</sub>	RBIAS resistor values					
	LADJ = 10 or 11 — High load (LCD glass capacitance ≤ 8000 pF)	_	0.28	_	ΜΩ	
	• LADJ = 00 or 01 — Low load (LCD glass capacitance ≤ 2000 pF)	_	2.98	_	ΜΩ	
VLL2	VLL2 voltage					
	• HREFSEL = 0	2.0 – 5%	2.0	_	V	
	• HREFSEL = 1	3.3 – 5%	3.3	_	V	
VLL3	VLL3 voltage					
	• HREFSEL = 0	3.0 – 5%	3.0	_	V	
	• HREFSEL = 1	5 – 5%	5	_	V	

- 1. The actual value used could vary with tolerance.
- 2. For highest glass capacitance values, LCD\_GCR[LADJ] should be configured as specified in the LCD Controller chapter within the device's reference manual.
- 3.  $V_{IREG}$  maximum should never be externally driven to any level other than  $V_{DD}$  0.15 V
- 4. 2000 pF load LCD, 32 Hz frame frequency

### 7 Dimensions

## 7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to <a href="http://www.freescale.com">http://www.freescale.com</a> and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
144-pin LQFP	98ASS23177W
144-pin MAPBGA	98ASA00222D

## 8 Pinout

# 8.1 K40 Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

144 LQF	144 MAP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
P	BGA											
_	L5	RESERVED	RESERVED	RESERVED								
-	M5	NC	NC	NC								
1	D3	PTE0	ADC1_SE4 a	ADC1_SE4 a	PTE0	SPI1_PCS1	UART1_TX	SDHC0_D1	FB_AD27	I2C1_SDA		
2	D2	PTE1	ADC1_SE5 a	ADC1_SE5	PTE1	SPI1_SOUT	UART1_RX	SDHC0_D0	FB_AD26	I2C1_SCL		
3	D1	PTE2	ADC1_SE6 a	ADC1_SE6 a	PTE2	SPI1_SCK	UART1_CT S_b	SDHC0_DC LK	FB_AD25			
4	E4	PTE3	ADC1_SE7	ADC1_SE7	PTE3	SPI1_SIN	UART1_RT S_b	SDHC0_CM D	FB_AD24			
5	E5	VDD	VDD	VDD								
6	F6	VSS	VSS	VSS								
7	E3	PTE4	DISABLED		PTE4	SPI1_PCS0	UART3_TX	SDHC0_D3	FB_CS3_b/ FB_BE7_0_ BLS31_24_ b	FB_TA_b		
8	E2	PTE5	DISABLED		PTE5	SPI1_PCS2	UART3_RX	SDHC0_D2	FB_TBST_b /FB_CS2_b/ FB_BE15_8 _BLS23_16 _b			
9	E1	PTE6	DISABLED		PTE6	SPI1_PCS3	UART3_CT S_b	I2S0_MCLK	FB_ALE/ FB_CS1_b/ FB_TS_b	I2S0_CLKIN		
10	F4	PTE7	DISABLED		PTE7		UART3_RT S_b	I2S0_RXD	FB_CS0_b			
11	F3	PTE8	DISABLED		PTE8		UART5_TX	I2S0_RX_F S	FB_AD4			
12	F2	PTE9	DISABLED		PTE9		UART5_RX	I2S0_RX_B CLK	FB_AD3			
13	F1	PTE10	DISABLED		PTE10		UART5_CT S_b	I2S0_TXD	FB_AD2			
14	G4	PTE11	DISABLED		PTE11		UART5_RT S_b	I2S0_TX_F S	FB_AD1			
15	G3	PTE12	DISABLED		PTE12			I2S0_TX_B CLK	FB_AD0			
16	E6	VDD	VDD	VDD								
17	F7	VSS	VSS	VSS								
18	H3	VSS	VSS	VSS								
19	H1	USB0_DP	USB0_DP	USB0_DP								
20	H2	USB0_DM	USB0_DM	USB0_DM								

69

144	144	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
LQF P	MAP BGA	i iii Naiio	Doradit	ALIV	ALI	ALIZ	ALIO	ALIT	ALIV	ALIV	AEII	
21	G1	VOUT33	VOUT33	VOUT33								
22	G2	VREGIN	VREGIN	VREGIN								
23	J1	ADC0_DP1	ADC0_DP1	ADC0_DP1								
24	J2	ADC0_DM1	ADC0_DM1	ADC0_DM1								
25	K1	ADC1_DP1	ADC1_DP1	ADC1_DP1								
26	K2	ADC1_DM1	ADC1_DM1	ADC1_DM1								
27	L1	PGA0_DP/ ADC0_DP0/ ADC1_DP3	PGA0_DP/ ADC0_DP0/ ADC1_DP3	PGA0_DP/ ADC0_DP0/ ADC1_DP3								
28	L2	PGA0_DM/ ADC0_DM0/ ADC1_DM3	PGA0_DM/ ADC0_DM0/ ADC1_DM3	PGA0_DM/ ADC0_DM0/ ADC1_DM3								
29	M1	PGA1_DP/ ADC1_DP0/ ADC0_DP3	PGA1_DP/ ADC1_DP0/ ADC0_DP3	PGA1_DP/ ADC1_DP0/ ADC0_DP3								
30	M2	PGA1_DM/ ADC1_DM0/ ADC0_DM3	PGA1_DM/ ADC1_DM0/ ADC0_DM3	PGA1_DM/ ADC1_DM0/ ADC0_DM3								
31	H5	VDDA	VDDA	VDDA								
32	G5	VREFH	VREFH	VREFH								
33	G6	VREFL	VREFL	VREFL								
34	H6	VSSA	VSSA	VSSA								
35	K3	ADC1_SE1 6/ CMP2_IN2/ ADC0_SE2 2	ADC1_SE1 6/ CMP2_IN2/ ADC0_SE2 2	ADC1_SE1 6/ CMP2_IN2/ ADC0_SE2 2								
36	Ј3	ADC0_SE1 6/ CMP1_IN2/ ADC0_SE2 1	ADC0_SE1 6/ CMP1_IN2/ ADC0_SE2 1	ADC0_SE1 6/ CMP1_IN2/ ADC0_SE2 1								
37	M3	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE1 8	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE1 8	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE1 8								
38	L3	DAC0_OUT/ CMP1_IN3/ ADC0_SE2 3	DAC0_OUT/ CMP1_IN3/ ADC0_SE2 3	DAC0_OUT/ CMP1_IN3/ ADC0_SE2 3								
39	L4	DAC1_OUT/ CMP2_IN3/ ADC1_SE2 3	DAC1_OUT/ CMP2_IN3/ ADC1_SE2 3	DAC1_OUT/ CMP2_IN3/ ADC1_SE2 3								
40	M7	XTAL32	XTAL32	XTAL32								
41	M6	EXTAL32	EXTAL32	EXTAL32								
42	L6	VBAT	VBAT	VBAT								

#### **Pinout**

144 LQF P	144 Map Bga	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
43	_	VDD	VDD	VDD								
44	_	VSS	VSS	VSS								
45	M4	PTE24	ADC0_SE1 7	ADC0_SE1 7	PTE24	CAN1_TX	UART4_TX			EWM_OUT _b		
46	K5	PTE25	ADC0_SE1 8	ADC0_SE1 8	PTE25	CAN1_RX	UART4_RX		FB_AD23	EWM_IN		
47	K4	PTE26	DISABLED		PTE26		UART4_CT S_b		FB_AD22	RTC_CLKO UT	USB_CLKIN	
48	J4	PTE27	DISABLED		PTE27		UART4_RT S_b		FB_AD21			
49	H4	PTE28	DISABLED		PTE28				FB_AD20			
50	J5	PTA0	JTAG_TCL K/ SWD_CLK/ EZP_CLK	TSI0_CH1	PTA0	UARTO_CT S_b	FTM0_CH5				JTAG_TCL K/ SWD_CLK	EZP_CLK
51	J6	PTA1	JTAG_TDI/ EZP_DI	TSI0_CH2	PTA1	UART0_RX	FTM0_CH6				JTAG_TDI	EZP_DI
52	K6	PTA2	JTAG_TDO/ TRACE_SW O/EZP_DO	TSI0_CH3	PTA2	UART0_TX	FTM0_CH7				JTAG_TDO/ TRACE_SW O	EZP_DO
53	K7	PTA3	JTAG_TMS/ SWD_DIO	TSI0_CH4	PTA3	UARTO_RT S_b	FTM0_CH0				JTAG_TMS/ SWD_DIO	
54	L7	PTA4	NMI_b/ EZP_CS_b	TSI0_CH5	PTA4		FTM0_CH1				NMI_b	EZP_CS_b
55	M8	PTA5	DISABLED		PTA5		FTM0_CH2		CMP2_OUT	I2S0_RX_B CLK	JTAG_TRS T	
56	E7	VDD	VDD	VDD								
57	G7	VSS	VSS	VSS								
58	J7	PTA6	DISABLED		PTA6		FTM0_CH3		FB_CLKOU T		TRACE_CL KOUT	
59	J8	PTA7	ADC0_SE1 0	ADC0_SE1 0	PTA7		FTM0_CH4		FB_AD18		TRACE_D3	
60	K8	PTA8	ADC0_SE1	ADC0_SE1 1	PTA8		FTM1_CH0		FB_AD17	FTM1_QD_ PHA	TRACE_D2	
61	L8	PTA9	DISABLED		PTA9		FTM1_CH1		FB_AD16	FTM1_QD_ PHB	TRACE_D1	
62	M9	PTA10	DISABLED		PTA10		FTM2_CH0		FB_AD15	FTM2_QD_ PHA	TRACE_D0	
63	L9	PTA11	DISABLED		PTA11		FTM2_CH1		FB_OE_b	FTM2_QD_ PHB		
64	K9	PTA12	CMP2_IN0	CMP2_IN0	PTA12	CAN0_TX	FTM1_CH0		FB_CS5_b/ FB_TSIZ1/ FB_BE23_1 6_BLS15_8 _b	12S0_TXD	FTM1_QD_ PHA	
65	J9	PTA13	CMP2_IN1	CMP2_IN1	PTA13	CAN0_RX	FTM1_CH1		FB_CS4_b/ FB_TSIZ0/ FB_BE31_2	I2S0_TX_F S	FTM1_QD_ PHB	

K40 Sub-Family Data Sheet Data Sheet, Rev. 5, 5/2011.

144 LQF	144 MAP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
P	BGA								4_BLS7_0_			
									4_BLS/_U_ b			
66	L10	PTA14	DISABLED		PTA14	SPI0_PCS0	UART0_TX		FB_AD31	I2S0_TX_B CLK		
67	L11	PTA15	DISABLED		PTA15	SPI0_SCK	UARTO_RX		FB_AD30	I2S0_RXD		
68	K10	PTA16	DISABLED		PTA16	SPI0_SOUT	UARTO_CT S_b		FB_AD29	I2S0_RX_F S		
69	K11	PTA17	ADC1_SE1 7	ADC1_SE1 7	PTA17	SPI0_SIN	UARTO_RT S_b		FB_AD28	I2S0_MCLK	I2S0_CLKIN	
70	E8	VDD	VDD	VDD								
71	G8	VSS	VSS	VSS								
72	M12	PTA18	EXTAL	EXTAL	PTA18		FTM0_FLT2	FTM_CLKIN 0				
73	M11	PTA19	XTAL	XTAL	PTA19		FTM1_FLT0	FTM_CLKIN 1		LPT0_ALT1		
74	L12	RESET_b	RESET_b	RESET_b								
75	K12	PTA24	DISABLED		PTA24				FB_AD14			
76	J12	PTA25	DISABLED		PTA25				FB_AD13			
77	J11	PTA26	DISABLED		PTA26				FB_AD12			
78	J10	PTA27	DISABLED		PTA27				FB_AD11			
79	H12	PTA28	DISABLED		PTA28				FB_AD10			
80	H11	PTA29	DISABLED		PTA29				FB_AD19			
81	H10	PTB0	LCD_P0/ ADC0_SE8/ ADC1_SE8/ TSI0_CH0	LCD_P0/ ADC0_SE8/ ADC1_SE8/ TSI0_CH0	PTB0	I2C0_SCL	FTM1_CH0			FTM1_QD_ PHA	LCD_P0	
82	H9	PTB1	LCD_P1/ ADC0_SE9/ ADC1_SE9/ TSI0_CH6	LCD_P1/ ADC0_SE9/ ADC1_SE9/ TSI0_CH6	PTB1	I2C0_SDA	FTM1_CH1			FTM1_QD_ PHB	LCD_P1	
83	G12	PTB2	LCD_P2/ ADC0_SE1 2/TSI0_CH7	LCD_P2/ ADC0_SE1 2/TSI0_CH7	PTB2	I2C0_SCL	UARTO_RT S_b			FTM0_FLT3	LCD_P2	
84	G11	PTB3	LCD_P3/ ADC0_SE1 3/TSI0_CH8	LCD_P3/ ADC0_SE1 3/TSI0_CH8	PTB3	I2C0_SDA	UARTO_CT S_b			FTM0_FLT0	LCD_P3	
85	G10	PTB4	LCD_P4/ ADC1_SE1 0	LCD_P4/ ADC1_SE1 0	PTB4					FTM1_FLT0	LCD_P4	
86	G9	PTB5	LCD_P5/ ADC1_SE1 1	LCD_P5/ ADC1_SE1 1	PTB5					FTM2_FLT0	LCD_P5	
87	F12	PTB6	LCD_P6/ ADC1_SE1 2	LCD_P6/ ADC1_SE1 2	PTB6						LCD_P6	

#### **Pinout**

144 LQF P	144 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
88	F11	PTB7	LCD_P7/ ADC1_SE1 3	LCD_P7/ ADC1_SE1 3	PTB7						LCD_P7	
89	F10	PTB8	LCD_P8	LCD_P8	PTB8		UART3_RT S_b				LCD_P8	
90	F9	PTB9	LCD_P9	LCD_P9	PTB9	SPI1_PCS1	UART3_CT S_b				LCD_P9	
91	E12	PTB10	LCD_P10/ ADC1_SE1 4	LCD_P10/ ADC1_SE1 4	PTB10	SPI1_PCS0	UART3_RX			FTM0_FLT1	LCD_P10	
92	E11	PTB11	LCD_P11/ ADC1_SE1 5	LCD_P11/ ADC1_SE1 5	PTB11	SPI1_SCK	UART3_TX			FTM0_FLT2	LCD_P11	
93	H7	VSS	VSS	VSS								
94	F5	VDD	VDD	VDD								
95	E10	PTB16	LCD_P12/ TSI0_CH9	LCD_P12/ TSI0_CH9	PTB16	SPI1_SOUT	UART0_RX			EWM_IN	LCD_P12	
96	E9	PTB17	LCD_P13/ TSI0_CH10	LCD_P13/ TSI0_CH10	PTB17	SPI1_SIN	UART0_TX			EWM_OUT	LCD_P13	
97	D12	PTB18	LCD_P14/ TSI0_CH11	LCD_P14/ TSI0_CH11	PTB18	CAN0_TX	FTM2_CH0	I2S0_TX_B CLK		FTM2_QD_ PHA	LCD_P14	
98	D11	PTB19	LCD_P15/ TSI0_CH12	LCD_P15/ TSI0_CH12	PTB19	CAN0_RX	FTM2_CH1	I2S0_TX_F S		FTM2_QD_ PHB	LCD_P15	
99	D10	PTB20	LCD_P16	LCD_P16	PTB20	SPI2_PCS0				CMP0_OUT	LCD_P16	
100	D9	PTB21	LCD_P17	LCD_P17	PTB21	SPI2_SCK				CMP1_OUT	LCD_P17	
101	C12	PTB22	LCD_P18	LCD_P18	PTB22	SPI2_SOUT				CMP2_OUT	LCD_P18	
102	C11	PTB23	LCD_P19	LCD_P19	PTB23	SPI2_SIN	SPI0_PCS5				LCD_P19	
103	B12	PTC0	LCD_P20/ ADC0_SE1 4/ TSI0_CH13	LCD_P20/ ADC0_SE1 4/ TSI0_CH13	PTC0	SPI0_PCS4	PDB0_EXT RG	12S0_TXD			LCD_P20	
104	B11	PTC1	LCD_P21/ ADC0_SE1 5/ TSI0_CH14	LCD_P21/ ADC0_SE1 5/ TSI0_CH14	PTC1	SPI0_PCS3	UART1_RT S_b	FTM0_CH0			LCD_P21	
105	A12	PTC2	LCD_P22/ ADC0_SE4 b/ CMP1_IN0/ TSI0_CH15	LCD_P22/ ADC0_SE4 b/ CMP1_IN0/ TSI0_CH15	PTC2	SPI0_PCS2	UART1_CT S_b	FTM0_CH1			LCD_P22	
106	A11	PTC3	LCD_P23/ CMP1_IN1	LCD_P23/ CMP1_IN1	PTC3	SPI0_PCS1	UART1_RX	FTM0_CH2			LCD_P23	
107	H8	VSS	VSS	VSS								
108	C10	VLL3	VLL3	VLL3								
109	C9	VLL2	VLL2	VLL2								
110	B9	VLL1	VLL1	VLL1								
111	B10	VCAP2	VCAP2	VCAP2								

144 LQF P	144 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
112	A10	VCAP1	VCAP1	VCAP1								
113	A9	PTC4	LCD_P24	LCD_P24	PTC4	SPI0_PCS0	UART1_TX	FTM0_CH3		CMP1_OUT	LCD_P24	
114	D8	PTC5	LCD_P25	LCD_P25	PTC5	SPI0_SCK	•/·····_	LPT0_ALT2		CMP0_OUT	LCD_P25	
115	C8	PTC6	LCD_P26/ CMP0_IN0	LCD_P26/ CMP0_IN0	PTC6	SPI0_SOUT	PDB0_EXT RG	2. 10_1212		0 0_001	LCD_P26	
116	B8	PTC7	LCD_P27/ CMP0_IN1	LCD_P27/ CMP0_IN1	PTC7	SPI0_SIN					LCD_P27	
117	A8	PTC8	LCD_P28/ ADC1_SE4 b/ CMP0_IN2	LCD_P28/ ADC1_SE4 b/ CMP0_IN2	PTC8		I2SO_MCLK	I2S0_CLKIN			LCD_P28	
118	D7	PTC9	LCD_P29/ ADC1_SE5 b/ CMP0_IN3	LCD_P29/ ADC1_SE5 b/ CMP0_IN3	PTC9			I2S0_RX_B CLK		FTM2_FLT0	LCD_P29	
119	C7	PTC10	LCD_P30/ ADC1_SE6 b/ CMP0_IN4	LCD_P30/ ADC1_SE6 b/ CMP0_IN4	PTC10	I2C1_SCL		12S0_RX_F S			LCD_P30	
120	В7	PTC11	LCD_P31/ ADC1_SE7 b	LCD_P31/ ADC1_SE7 b	PTC11	I2C1_SDA		I2S0_RXD			LCD_P31	
121	A7	PTC12	LCD_P32	LCD_P32	PTC12		UART4_RT S_b				LCD_P32	
122	D6	PTC13	LCD_P33	LCD_P33	PTC13		UART4_CT S_b				LCD_P33	
123	C6	PTC14	LCD_P34	LCD_P34	PTC14		UART4_RX				LCD_P34	
124	B6	PTC15	LCD_P35	LCD_P35	PTC15		UART4_TX				LCD_P35	
125	A6	PTC16	LCD_P36	LCD_P36	PTC16	CAN1_RX	UART3_RX				LCD_P36	
126	D5	PTC17	LCD_P37	LCD_P37	PTC17	CAN1_TX	UART3_TX				LCD_P37	
127	C5	PTC18	LCD_P38	LCD_P38	PTC18		UART3_RT S_b				LCD_P38	
128	B5	PTC19	LCD_P39	LCD_P39	PTC19		UART3_CT S_b				LCD_P39	
129	A5	PTD0	LCD_P40	LCD_P40	PTD0	SPI0_PCS0	UART2_RT S_b				LCD_P40	
130	D4	PTD1	LCD_P41/ ADC0_SE5 b	LCD_P41/ ADC0_SE5 b	PTD1	SPI0_SCK	UART2_CT S_b				LCD_P41	
131	C4	PTD2	LCD_P42	LCD_P42	PTD2	SPI0_SOUT	UART2_RX				LCD_P42	
132	B4	PTD3	LCD_P43	LCD_P43	PTD3	SPI0_SIN	UART2_TX				LCD_P43	
133	A4	PTD4	LCD_P44	LCD_P44	PTD4	SPI0_PCS1	UARTO_RT S_b	FTM0_CH4		EWM_IN	LCD_P44	
134	A3	PTD5	LCD_P45/ ADC0_SE6 b	LCD_P45/ ADC0_SE6 b	PTD5	SPI0_PCS2	UARTO_CT S_b	FTM0_CH5		EWM_OUT	LCD_P45	

#### **Pinout**

144 LQF P	144 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
135	A2	PTD6	LCD_P46/ ADC0_SE7 b	LCD_P46/ ADC0_SE7 b	PTD6	SPI0_PCS3	UARTO_RX	FTM0_CH6		FTM0_FLT0	LCD_P46	
136	M10	VSS	VSS	VSS								
137	F8	VDD	VDD	VDD								
138	A1	PTD7	LCD_P47	LCD_P47	PTD7	CMT_IRO	UART0_TX	FTM0_CH7		FTM0_FLT1	LCD_P47	
139	В3	PTD10	DISABLED		PTD10		UART5_RT S_b		FB_AD9			
140	B2	PTD11	DISABLED		PTD11	SPI2_PCS0	UART5_CT S_b	SDHC0_CL KIN	FB_AD8			
141	B1	PTD12	DISABLED		PTD12	SPI2_SCK		SDHC0_D4	FB_AD7			
142	C3	PTD13	DISABLED		PTD13	SPI2_SOUT		SDHC0_D5	FB_AD6			
143	C2	PTD14	DISABLED		PTD14	SPI2_SIN		SDHC0_D6	FB_AD5			
144	C1	PTD15	DISABLED		PTD15	SPI2_PCS1		SDHC0_D7	FB_RW_b			

### 8.2 K40 Pinouts

The below figure shows the pinout diagram for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see the previous section.




Figure 29. K40 144 LQFP Pinout Diagram




Figure 30. K40 144 MAPBGA Pinout Diagram

# 9 Revision History

The following table provides a revision history for this document.

**Table 49. Revision History** 

Rev. No.	Date	Substantial Changes
1	11/2010	Initial public revision

# Table 49. Revision History (continued)

Rev. No.	Date	Substantial Changes
2	3/2011	Many updates throughout
3	3/2011	Added sections that were inadvertently removed in previous revision
4	3/2011	Reworded I <sub>IC</sub> footnote in "Voltage and Current Operating Requirements" table.
		Added paragraph to "Peripheral operating requirements and behaviors" section.
		Added "JTAG full voltage range electricals" table to the "JTAG electricals" section.
5	6/2011	<ul> <li>Changed supported part numbers per new part number scheme</li> <li>Changed DC injection current specs in "Voltage and current operating requirements" table</li> <li>Changed Input leakage current and internal pullup/pulldown resistor specs in "Voltage and current operating behaviors" table</li> <li>Split Low power stop mode current specs by temperature range in "Power consumption operating behaviors" table</li> <li>Changed typical IDD VBAT spec in "Power consumption operating behaviors" table</li> <li>Added LPTMR clock specs to "Device clock specifications" table</li> <li>Changed Minimum external reset pulse width in "General switching specifications" table</li> <li>Changed PLL operating current in "MCG specifications" table</li> <li>Changed Supply current in "Oscillator DC electrical specifications" table</li> <li>Changed Supply current in "Oscillator DC electrical specifications" table</li> <li>Changed Crystal startup time in "Oscillator frequency specifications" table</li> <li>Changed Operating voltage in "EzPort switching specifications" table</li> <li>Changed title of "FlexBus switching specifications" table and added Output valid and hold specs</li> <li>Added "FlexBus full range switching specifications" table</li> <li>Changed ADC asynchronous clock source specs in "16-bit ADC characteristics" table</li> <li>Changed ADC asynchronous clock source specs in "16-bit ADC characteristics" table</li> <li>Changed Anja spec in "16-bit ADC with PGA characteristics" table</li> <li>Changed Input Offset voltage and ENOB notes field in "16-bit ADC with PGA characteristics" table</li> <li>Changed Analog comparator initialization delay in "Comparator and 6-bit DAC electrical specifications"</li> <li>Changed Code-to-code settling time, DAC output voltage range low, and Temperature coefficient offset voltage in "12-bit DAC operating behaviors" table</li> <li>Changed Temperature drift and Load regulation in "VREF full-range operating behaviors" table</li> <li>Changed DSPI_SCK to DSPI_SOUT valid spec in "SDPI timing"</li></ul>

#### How to Reach Us:

#### **Home Page:**

www.freescale.com

#### Web Support:

http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 10 5879 8000
support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150

 $LDCF or Free scale Semiconductor @\,hibbert group.com$ 

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of


RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-complaint and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale<sup>TM</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2010-2011 Freescale Semiconductor, Inc.





Rev. 5, 5/2011

**Preliminary** 

