


writeup - bamboofox2021

Flag Checker

All sources and solved code is found at [here](#).

 About Verilog hardware-language:

- All statements are executed in parallel
- Code ordering is flexible.


Understand the flow of program

- Firstly, open all source codes of challenge, we will recognize that **t_chall.v** will call **chall.v** module via this instruction:

```
chall ch(.clk(clk), .rst(rst), .inp(inp), .res(out));
```

- And similarly, **chall.v** will call **magic.v** module by using some following instructions as:

```
1 magic m0(.clk(clk), .rst(rst), .inp(inp), .val(val0), .res(res0));
2 magic m1(.clk(clk), .rst(rst), .inp(res0), .val(val1), .res(res1));
3 magic m2(.clk(clk), .rst(rst), .inp(res1), .val(val2), .res(res2));
4 magic m3(.clk(clk), .rst(rst), .inp(res2), .val(val3), .res(res3));
```

-  • A module in Verilog has module header and module body. A module header contains variables such as input, output, **clk** and **rst** (*rst, clk relate to hardware signal, we can ignore them in this challenge*). And module body will contain some procedures.

- The definition of constants in Verilog supports the addition of a width parameter. The basic syntax is:
<Width in bits>'<base letter><number>

Ex: 8'b01001101 → 8-bit binary 01001101

Ex: 8'd182 → 8-bit decimal 182

magic.v

```
magic.v

1  module magic(
2      input clk,
3      input rst,
4      input[7:0] inp,
5      input[1:0] val,
6      output reg[7:0] res
7  );
8      always @(*) begin
9          case (val)
10             2'b00: res = (inp >> 3) | (inp << 5);
11             2'b01: res = (inp << 2) | (inp >> 6);
12             2'b10: res = inp + 8'b110111;
13             2'b11: res = inp ^ 8'd55;
14          endcase
15      end
16  endmodule
17
```

- Module **magic** is a simple switch-case procedure: base on 2 bits of **val** variable, **inp** will process and store a new result into **res** output.

chall.v

```
1  wire[1:0] val0 = inp[1:0];
2  wire[1:0] val1 = inp[3:2];
3  wire[1:0] val2 = inp[5:4];
4  wire[1:0] val3 = inp[7:6];
```

- **chall.v** module receives a parameter(**8-bit** length) **inp** from **t_chall.v** module, then process that input(**cutting into four 2-bit pieces: val3, val2, val1, val0, respectively from the most significant bit to the least significant bit**).

```

1  magic m0(.clk(clk), .rst(rst), .inp(inp), .val(val0), .res(res0));
2  magic m1(.clk(clk), .rst(rst), .inp(res0), .val(val1), .res(res1));
3  magic m2(.clk(clk), .rst(rst), .inp(res1), .val(val2), .res(res2));
4  magic m3(.clk(clk), .rst(rst), .inp(res2), .val(val3), .res(res3));

```

- *inp* and *val0* as two input parameters is passed to *magic module*. After, output received(*res0*) as a new input in *m1* and so on.
- Finally, **res3** is the return value to **t_chall** module:

```

1  end else begin
2  assign res = res3;

```

t_chall.v

```

1  chall ch(.clk(clk), .rst(rst), .inp(inp), .res(out));
2  ...
3  #many lines dismiss
4  ...
5
6  for (idx = 0; idx < 32; idx++) begin
7      inp = flag[idx];
8      tmp = target[idx];
9      #4;
10 end
11
12 ...
13 #many lines dismiss
14 ...
15
16 always @(posedge clk) begin
17     #1 ok = ok & (out == tmp);
18 end

```

- In this module, we recognize each character of flag string is a **inp** variable passing to *chall module* and receive **out** variable in output field.
 - Then, **out** is compared to each element of **target** array, respectively.
-

Summary - solve.py

- Brute-force all elements of **flag** string(appropriate characters are in range from 32 to 127(in ASCII)) and find out original character.
- Because there are more than one satisfied characters for each element of target, so let's choose the most appropriate one to create flag.