



CACTI-3DD

🕒 Created	@October 6, 2024 8:56 AM
☰ Class	

Get the runnable CACTI-3DD from Sectored DRAM

<https://github.com/CMU-SAFARI/Sectored-DRAM>

- Run the `areapower.py` to generate the runnable makeFile for cacti
- Modify the code containing the sectored DRAM modification, which are the sense amplifier modifications.

<https://github.com/HewlettPackard/cacti>

- Replace the `mat.cc` with the one from CACTI-3DD

Bug for modifications

- Modification for `tsv_length` must be modified to get correct timing constraints when inputting the stacking parameter.
- <https://github.com/HewlettPackard/cacti/issues/2>

```
816 void TechnologyParameter::assign_tsv(const string & in_file)
817 {
818     if (!strcmp(s1: "-tsv_diameter", s2: line, n: strlen(s: "-tsv_diameter")))
819     {
820         tsv_diameter = scan_input_double_tsv_type(line, name: "-tsv_diameter", unit_name: "F/um", proj_type: g_ip->ic_pr
821         continue;
822     }
823     if (!strcmp(s1: "-tsv_length", s2: line, n: strlen(s: "-tsv_length")))
824     {
825         tsv_length = scan_input_double_tsv_type(line, name: "-tsv_length", unit_name: "F/um", proj_type: g_ip->ic_pr
826         // Modification for 3D IC
827         tsv_length *= g_ip->num_die_3d;
828         continue;
829     }
830     if (!strcmp(s1: "-tsv_dielec_thickness", s2: line, n: strlen(s: "-tsv_dielec_thickness")))
831     {
832         tsv_dielec_thickness = scan_input_double_tsv_type(line, name: "-tsv_dielec_thickness", unit_name: "F/um", p
833         continue;
834     }
```

- Otherwise the CACTI-3DD cannot be run correctly

3D-DRAM Samsung.cfg modification

- <https://github.com/HewlettPackard/cacti/issues/6>
- Such that you can verify and get similar results for the parameter of 3D-Samsung model timing constraints.

```

3DDRAM_Samsung3D8Gb_extended_cfg.log U
53 Memory Parameters:
54   Total memory size (Gb): 8
55   Stacked die count: 4
56   TSV projection: industrial conservative
57   Number of banks: 16
58   Technology size (nm): 50
59   Page size (bits): 8192
60   Burst depth: 8
61   Chip IO width: 4
62   Best Ndw1: 16
63   Best Ndbl: 32
64   # rows in subarray: 512
65   # columns in subarray: 512
66
67 Results:
68 Timing Components:
69   t_RCD (Row to column command delay): 6.93514 ns
70   t_RAS (Row access strobe latency): 16.6885 ns
71   t_RC (Row cycle): 25.6223 ns
72   t_CAS (Column access strobe latency): 14.1096 ns
73   t_RP (Row precharge latency): 9.67556 ns
74   t_RRD (Row activation to row activation delay): 3.17319 ns
75 Power Components:
76   Activation energy: 1.01003 nJ
77   Read energy: 0.967235 nJ
78   Write energy: 0.967252 nJ
79   Precharge energy: 0.911832 nJ
80 Area Components:
81   DRAM core area: 65.0447 mm2
82   DRAM area per die: 89.3066 mm2
83   Area efficiency: 41.7953%

```

Validation Targets	Latency (ns)	Real / Model / Err	Power (mW)	Real / Model / Err	Area (mm ²)	Real / Model / Err
Samsung 2Gb 80nm DDR2	t_{RCD} t_{RP}	8.8 / 8.39 / -4.6% 9.0 / 9.04 / 0.4%		N/A	195.64	189.89 / -2.9%
Micron 1Gb 78nm DDR3	t_{CAS} t_{RAS} t_{RC}	15 / 13.9 / -7.3% 36 / 32.1 / -10.9% 51 / 50.6 / -0.9%	P_{ACT} P_{RD} P_{WR}	90.6 / 93.9 / 3.6% 57.1 / 62.4 / 9.4% 39.0 / 37.5 / -3.9%	100.22	90.45 / -9.8%
Samsung 8Gb 3D 60nm DDR3	t_{CAS}	15 / 14.9 / -0.9%		N/A	98.1×4	100.3×4 / 2.2%

TABLE III

- The CACTI-3DD does not support 60nm tech, thus uses 50nm, can notice that it is actually quite accurate.

CACTI-IO Technical Report

- https://escholarship.org/content/qt6f6904sc/qt6f6904sc_noSplash_d5a14fc9a279c9b4c6c4b353a7e61ad5.pdf?t=rr197w

Row, Column array number

```

1900 DynamicParameter::calc_subarr_rc(unsigned int capacity_per_die, unsigned int nbanks, unsigned int ndbl, unsigned int nspd)
1901 {
1902     num_r_subarray = (int)ceil((double)capacity_per_die / (g_ip->nbanks *
1903     g_ip->block_sz * g_ip->data_assoc * Ndbl * Nspd));
1904     num_c_subarray = (int)ceil((double)(8 * g_ip->block_sz * g_ip->data_assoc * Nspd / Ndwl));
1905     if(g_ip->is_3d_mem)
1906     {
1907         // Each die is a vertical stack of subarrays
1908         double capacity_per_die_double = (double)g_ip->cache_sz / g_ip->num_die_3d;
1909         //num_c_subarray = 1 << (int)ceil((double)_log2(8*capacity_per_die / (g_ip->nbanks * Ndbl * Ndwl) / 2));
1910         //num_r_subarray = 1 << (int)ceil((double)_log2(8*capacity_per_die / (g_ip->nbanks * Ndbl * Ndwl * num_c_subarray)));
1911
1912         // This is where the column numbers and rows numbers are calculated
1913         num_c_subarray = g_ip->page_sz_bits/Ndwl;
1914         num_r_subarray = 1 << (int)floor((double)_log2(num: (double) g_ip->cache_sz / g_ip->num_die_3d
1915         / num_c_subarray / g_ip->nbanks / Ndbl / Ndwl * 1024 * 1024 * 1024) +0.5);
1916         if (g_ip->print_detail_debug)
1917         {
1918             cout << "parameter.cc: capacity_per_die_double = " << capacity_per_die_double << " Gbit"<< endl;
1919             cout << "parameter.cc: g_ip->nbanks * Ndbl * Ndwl = " << (g_ip->nbanks * Ndbl * Ndwl) << endl;
1920             //cout << "parameter.cc: subarray capacity = " << 8*capacity_per_die / (g_ip->nbanks * Ndbl * Ndwl) << endl;
1921             //cout << "parameter.cc: total bit add per subarray = " << _log2(8*capacity_per_die / (g_ip->nbanks * Ndbl
1922             cout << "parameter.cc: num_r_subarray = " << num_r_subarray << endl;
1923             cout << "parameter.cc: num_c_subarray = " << num_c_subarray << endl;
1924         }
1925     }
1926 }
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961

```

- These are for subarrays calculations and output the correct subarray number in parameter.cc
- Senior uses 128×128, adjust it to 128×128. 1Gb per die.

Memory density parameter(Not used)



```

218 #Address bus timing. To alleviate the timing on the command and address bus due to high loading (shared across all memories)
219
220 //--addr_timing 0.5 //DDR
221 //--addr_timing 1.0 //SDR (half of DQ rate)
222 //--addr_timing 2.0 //2T timing (One fourth of DQ rate)
223 //--addr_timing 3.0 //3T timing (One sixth of DQ rate)
224
225 # Memory Density (Gbit per memory/DRAM die), this paramter is actually useless for CACTI-IO as it is used only for the memo
226 -mem_density 1 Gb //Valid values 2^n Gb
227
228 # IO frequency (MHz) (frequency of the external memory interface).
229
230 -bus_freq 333 MHz //As of current memory standards (2013), valid range 0 to 1.5 GHz for DDR3, 0 to 533 MHz for LPDDR2, 0 -
231
232 # Duty Cycle (fraction of time in the Memory State defined above)
233
234 -duty_cycle 1.0 //Valid range 0 to 1.0
235
236 # Activity factor for Data (0->1 transitions) per cycle (for DDR, need to account for the higher activity in this parameter
237
238 -activity_dq 1.0 //Valid range 0 to 1.0 for DDR, 0 to 0.5 for SDR
239
240 # Activity factor for Control/Address (0->1 transitions) per cycle (for DDR, need to account for the higher activity in thi
241
242 -activity_ca 0.5 //Valid range 0 to 1.0 for DDR, 0 to 0.5 for SDR, 0 to 0.25 for 2T, and 0 to 0.17 for 3T
243
244


```

Ndwl,Ndbl,Nspd & its relationship with subbanks


A Closer Look at DRAM Cell



$$\begin{aligned} N_{dwl} &= 4 \\ N_{dbl} &= 4 \\ N_{spd} &= 1 \\ N_{subbanks} &= 2 \\ N_{mats-in-subbank} &= 2 \end{aligned}$$



$$\begin{aligned} N_{dwl} &= 8 \\ N_{dbl} &= 2 \\ N_{spd} &= 2 \\ N_{subbanks} &= 1 \\ N_{mats-in-subbank} &= 4 \end{aligned}$$



$$\begin{aligned} N_{dwl} &= 8 \\ N_{dbl} &= 4 \\ N_{spd} &= 1 \\ N_{subbanks} &= 2 \\ N_{mats-in-subbank} &= 4 \end{aligned}$$

Figure 10: Different partitions of a bank.

In order to calculate the optimal organization based on a given objective function, like earlier versions of CACTI [30,38, 40,47], each bank is associated with partitioning parameters N_{dwl} , N_{dbl} and N_{spd} , where N_{dwl} = number of segments in a bank wordline, N_{dbl} = number of segments in a bank bitline, and N_{spd} = number of sets mapped to each bank wordline.

Parameter Name	Meaning	Parameter Type
N_{banks}	Number of banks	User input
N_{dwl}	Number of divisions in a bank wordline	Degree of freedom
N_{dbl}	Number of divisions in a bank bitline	Degree of freedom
N_{spd}	Number of sets mapped to a bank wordline	Degree of freedom
$D_{bitline-mux}$	Degree of muxing at bitlines	Degree of freedom
$D_{senseamp-mux}$	Degree of muxing at sense amp outputs	Degree of freedom
$N_{subbanks}$	Number of subbanks	Calculated
$N_{mats-in-subbank}$	Number of mats in a subbank	Calculated
$N_{subarr-rows}$	Number of rows in a subarray	Calculated
$N_{subarr-cols}$	Number of columns in a subarray	Calculated
$N_{subarr-senseamps}$	Number of sense amplifiers in a subarray	Calculated
$N_{subarr-out-drivers}$	Number of output drivers in a subarray	Calculated
$N_{bank-addr-bits}$	Number of address bits to a bank	Calculated
$N_{bank-datain-bits}$	Number of datain bits to a mat	Calculated
$N_{bank-dataout-bits}$	Number of dataout bits from a mat	Calculated
$N_{mat-addr-bits}$	Number of address bits to a mat	Calculated
$N_{mat-datain-bits}$	Number of datain bits to a mat	Calculated
$N_{mat-dataout-bits}$	Number of dataout bits from a mat	Calculated
$N_{mat-way-select}$	Number of way-select bits to a mat (for data array of cache)	Calculated

Table 1: Organizational parameters of a data array.

Area Efficiency , Bandwidth & Energy

To calculate the bandwidth of 3D-DRAM (like HBM, HBM2, or HBM3), you can use the following formula:

$$\text{Bandwidth} = \text{Data Rate} \times \text{Bus Width} \times \text{Number of Channels}$$

Explanation of Terms:

1. **Data Rate:** This is the speed at which data can be transferred per pin, typically measured in gigabits per second (Gbps). For example, HBM2 might have a data rate of 2 Gbps to 3.2 Gbps per pin.
2. **Bus Width:** This refers to the width of the data bus per channel, typically 128 bits (or 16 bytes) for HBM technologies.
3. **Number of Channels:** The number of independent channels available in the memory module. HBM2 usually has 8 channels, while HBM3 might have more.

Example Calculation:

Suppose you have an HBM2 stack with the following specs:

- **Data Rate:** 2 Gbps
- **Bus Width:** 128 bits (16 bytes)
- **Number of Channels:** 8



To calculate the data rate of a customized 3D-DRAM, you can use the following approach:

$$\text{Data Rate} = \frac{\text{Clock Frequency} \times \text{Data Transfers Per Clock Cycle}}{\text{Bus Width}}$$

Explanation of Terms:

1. **Clock Frequency:** The operating frequency of the DRAM, typically measured in megahertz (MHz) or gigahertz (GHz). This determines how many times data can be transferred per second.
2. **Data Transfers Per Clock Cycle (MT/s):** This depends on the technology:
 - **DDR (Double Data Rate):** Transfers data twice per clock cycle (once on the rising edge and once on the falling edge).
 - **QDR (Quad Data Rate):** Transfers data four times per clock cycle.
 - If it's a customized 3D-DRAM, decide how many transfers you want per clock cycle.
3. **Bus Width:** The width of the data bus per channel, measured in bits. This determines how much data is moved per transfer. Typical 3D-DRAM configurations use 128-bit buses, but you can customize this.

Number of TSV

```

44 {
152 {
155     TSV tsv_os_bank(tsv_type: Coarse);
156     TSV tsv_is_subarray(tsv_type: Fine);
157     if(g_ip->print_detail_debug)
158     {
159         tsv_os_bank.print_TSV();
160         tsv_is_subarray.print_TSV();
161     }
162
163     comm_bits = 6;
164     row_add_bits = _log2(num: dp.num_r_subarray * dp.Ndbl);
165     col_add_bits = _log2(num: dp.num_c_subarray * dp.Ndwl);
166     data_bits = g_ip->burst_depth * g_ip->io_width;
167
168     //enum Part_grain part_gran = Fine_rank_level;
169
170     double redundancy_perc_TSV = 0.5;
171     switch(g_ip->partition_gran)
172     {
173     case 0:// Coarse_rank_level:
174         delay_TSV_tot = (g_ip->num_die_3d-1) * tsv_os_bank.delay;
175         num_TSV_tot = (comm_bits + row_add_bits + col_add_bits + data_bits*2) * (1 + redundancy_perc_TSV); /* (g_ip->nbank
176         area_TSV_tot = num_TSV_tot * tsv_os_bank.area.get_area();
177         dyn_pow_TSV_tot = num_TSV_tot * (g_ip->num_die_3d-1) * tsv_os_bank.power.readOp.dynamic;
178         dyn_pow_TSV_per_access = (comm_bits + row_add_bits + col_add_bits + data_bits) * (g_ip->num_die_3d-1) * tsv_os_bank
179         area_address_bus = membus_RAS->area_address_bus * (1.0 + (double)comm_bits/(double)(row_add_bits + col_add_bits));
180         area_data_bus = membus_RAS->area_data_bus;
181         break;

```

- The TSV bit width is determined by the burst depth * io_width, usually burst depth is 2 though, as for HBM
- These information are for a single bank