




Senior's DRAM Notes

🕒 Created	@January 3, 2025 5:05 PM
☰ Class	


- List its triggers and controllers from state machine, data path, timing constraints counter and PHY layer interaction.

Initialization

Senior's state machine for initialization



DDR3 specifications




- The process of initialization is initialized through the initialization counter

Power up Procedure

3.3 RESET and Initialization Procedure (Cont'd)

3.3.1 Power-up Initialization Sequence (Cont'd)



NOTE 1. From time point "Td" until "Tk" NOP or DES commands must be applied between MRS and ZQCL commands.

TIME BREAK DON'T CARE

Figure 5 — Reset and Initialization Sequence at Power-on Ramping

- CK,CK# are the clocks, needed timing constraints are tCKSRX,tXPR,tMRD,tMOD,tZQinit & tDLLK,


must first wait 200us later 500 us for the start up

```

TESTBED_I.Package.Rank1.Bank3.cmd_task: at time 336001.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
TESTBED_I.Package.Rank1.Bank3.cmd_task: at time 336001.0 ps INFO: Initialization Sequence is complete
TESTBED_I.Package.Rank2.Bank0.cmd_task: at time 336001.0 ps INFO: Load Mode 3
TESTBED_I.Package.Rank2.Bank0.cmd_task: at time 336001.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
TESTBED_I.Package.Rank2.Bank0.cmd_task: at time 336001.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
TESTBED_I.Package.Rank2.Bank0.cmd_task: at time 336001.0 ps INFO: Initialization Sequence is complete
TESTBED_I.Package.Rank2.Bank1.cmd_task: at time 336001.0 ps INFO: Load Mode 3
TESTBED_I.Package.Rank2.Bank1.cmd_task: at time 336001.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
TESTBED_I.Package.Rank2.Bank1.cmd_task: at time 336001.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
TESTBED_I.Package.Rank2.Bank1.cmd_task: at time 336001.0 ps INFO: Initialization Sequence is complete
TESTBED_I.Package.Rank2.Bank2.cmd_task: at time 336001.0 ps INFO: Load Mode 3
TESTBED_I.Package.Rank2.Bank2.cmd_task: at time 336001.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
TESTBED_I.Package.Rank2.Bank2.cmd_task: at time 336001.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
TESTBED_I.Package.Rank2.Bank2.cmd_task: at time 336001.0 ps INFO: Initialization Sequence is complete
TESTBED_I.Package.Rank2.Bank3.cmd_task: at time 336001.0 ps INFO: Load Mode 3
TESTBED_I.Package.Rank2.Bank3.cmd_task: at time 336001.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
TESTBED_I.Package.Rank2.Bank3.cmd_task: at time 336001.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
TESTBED_I.Package.Rank2.Bank3.cmd_task: at time 336001.0 ps INFO: Initialization Sequence is complete
TESTBED_I.Package.Rank3.Bank0.cmd_task: at time 336001.0 ps INFO: Load Mode 3
TESTBED_I.Package.Rank3.Bank0.cmd_task: at time 336001.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
TESTBED_I.Package.Rank3.Bank0.cmd_task: at time 336001.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
TESTBED_I.Package.Rank3.Bank0.cmd_task: at time 336001.0 ps INFO: Initialization Sequence is complete
TESTBED_I.Package.Rank3.Bank1.cmd_task: at time 336001.0 ps INFO: Load Mode 3
TESTBED_I.Package.Rank3.Bank1.cmd_task: at time 336001.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
TESTBED_I.Package.Rank3.Bank1.cmd_task: at time 336001.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
TESTBED_I.Package.Rank3.Bank1.cmd_task: at time 336001.0 ps INFO: Initialization Sequence is complete
TESTBED_I.Package.Rank3.Bank2.cmd_task: at time 336001.0 ps INFO: Load Mode 3
TESTBED_I.Package.Rank3.Bank2.cmd_task: at time 336001.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
TESTBED_I.Package.Rank3.Bank2.cmd_task: at time 336001.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
TESTBED_I.Package.Rank3.Bank2.cmd_task: at time 336001.0 ps INFO: Initialization Sequence is complete
TESTBED_I.Package.Rank3.Bank3.cmd_task: at time 336001.0 ps INFO: Load Mode 3
TESTBED_I.Package.Rank3.Bank3.cmd_task: at time 336001.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
TESTBED_I.Package.Rank3.Bank3.cmd_task: at time 336001.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
TESTBED_I.Package.Rank3.Bank3.cmd_task: at time 336001.0 ps INFO: Initialization Sequence is complete

```

- This should be seen if the initialization process is correct!



- Strange thing happens when the power up does not proceed for 200us, which is strange


- According to DRAM spec, a minimum of 200us + 500 us is required for powering up, this does not make sense.


Reset Timing										
Exit Reset from CKE HIGH to a valid command	tXPR	max(5nCK, tRFC(min) + 10ns)	-	max(5nCK, tRFC(min) + 10ns)	-	max(5nCK, tRFC(min) + 10ns)	-	max(5nCK, tRFC(min) + 10ns)	-	

- The refeed timing tXPR for powering up, the max of (110+10) or (5nCK)

Parameter	Symbol	512Mb	1Gb	2Gb	4Gb	8Gb	Units	Notes
REF command to ACT or REF command time	tRFC	90	110	160	300	350	ns	

Set Mode Registers





- Mode register COMMAND

Function	Abbrevia tion	CKE		CS#	RAS#	CAS#	WE#	BA0- BA2	A13- A15	A12- BC#	A10- AP	A0- A9, A11	Notes
		Previous Cycle	Current Cycle										
Mode Register Set	MRS	H	H	L	L	L	L	BA	OP Code				

- Notice that CKE must follow and previous cycle, current cycle routine to indicate that this is the correct signals and commands.

Accessing MRx

BA1	BA0	MR Select
0	0	MR0
0	1	MR1
1	0	MR2
1	1	MR3

- BA address number is used for MRx register selection


Mode Register 0

- Burst length, Burst mode, DLL initialization are set here.

3.4 Register Definition (Cont'd)

3.4.2 Mode Register MR0 (Cont'd)

while controlling the states of address pins according to Figure 9.



```
//-----MODE Register 0-----
`define BURST_LENGTH 2'b10 // on-the-fly via A12, configure on the fly?
`define BURST_TYPE 1'b0 // Sequential
`define CAS_LATENCY 3'b001 // CAS = 5
`define DLL_RESET 1'b1 // DLL_RESET on
`define WRITE_RECOVERY 3'b001 // write recovery time : 5
`define PRECHARGE_PD 1'b0 // DLL off

`define MR0_CONFIG {1'b0, `PRECHARGE_PD, `WRITE_RECOVERY, `DLL_RESET, 1'b0, `CAS_LATENCY, `BURST_TYPE, 1'b0, `BURST_LENGTH}
```


Mode Register 1

3 Functional Description (Cont'd)

3.4 Register Definition (Cont'd)

3.4.3 Mode Register MR1

The Mode Register **MR1** stores the data for enabling or disabling the **DLL**, output driver strength, **Rtt_Nom impedance**, **additive latency**, **Write leveling enable**, TDQS enable and Qoff. The Mode Register 1 is written by asserting low on CS#, RAS#, CAS#, WE#, high on BA0 and low on BA1 and BA2, while controlling the states of address pins according to Figure 10.




MR3 Register

3.4.4 Mode Register MR2

The Mode Register **MR2** stores the data for controlling refresh related features, **Rtt_WR impedance**, and **CAS write latency**. The Mode Register 2 is written by asserting low on CS#, RAS#, CAS#, WE#, high on BA1 and low on BA0 and BA2, while controlling the states of address pins according to the table below.

MR2 Programming



```

176 //-----
177 //-----MODE Register 2-----
178 `define CAS_WRITE_LATENCY 3'b000 // CWL = 5 clock cycles
179 `define AUTO_SELF_REFRESH 1'b0 // Disable: Manual You, 2 weeks ago • Add Senior memory controller, start
180 `define SELF_REFRESH_TEMP 1'b0 // Normal (0~85 °XC)
181 `define DYNAMIC_ODT .....2'b01 // Rtt_wr = RZQ / 4
182
183 `define MR2_CONFIG {3'b000,`DYNAMIC_ODT,1'b0,`SELF_REFRESH_TEMP,`AUTO_SELF_REFRESH,`CAS_WRITE_LATENCY,3'b000}


```

```


557 //==== Sequential =====
558
559 always@(posedge clk)
560 begin: MODE_REGISTER_INIT
561   MR0 <= `MR0_CONFIG ;
562   MR1 <= `MR1_CONFIG ;
563   MR2 <= `MR2_CONFIG ;
564   MR3 <= `MR3_CONFIG ;
565 end

```

Mode Register interaction with PHY layer




- Specially noted that ck and ck_n has a 90 degree phase shift, every signal trying to send to DRAM should have a 90 degree phase shift, thus uses negedge clk instead of posedge trigger




- Physical DDR domain uses ck_n posedge clk as reference for sampling

Write Command Procedure

- Notice that this procedure is different from what he described in his own paper, also what other people will do
- command → bankFSM → command Scheduler (This is where command gets Re-scheduled) → issue_fifo



(a). Bank FSM



- Note that for every bank fsm transition, there is a previous check state after that there is the act,write or pre command,

CMD scheduler scheduling priority


```

349 // Under the condition of act,read,write coexists, the priority is act>write>read
350 else if(current_rw==0) //continuous write, see the specification of countinuous write commands
351 if(act_count==0 || act_count==1 || act_count==2)
352 {act_pri,write_pri,read_pri,pre_pri} = 4'b1000;
353 else if(act_count == 3)
354 if(write_count==0 || write_count==4)
355 {act_pri,write_pri,read_pri,pre_pri} = 4'b0100;
356 else
357 {act_pri,write_pri,read_pri,pre_pri} = 4'b1000;
358 else if(act_count == 4)
359 if(write_count==1 || write_count==2 || write_count==3)
360 {act_pri,write_pri,read_pri,pre_pri} = 4'b0100;
361 else
362 {act_pri,write_pri,read_pri,pre_pri} = 4'b1000;
363 else
364 {act_pri,write_pri,read_pri,pre_pri} = 4'b1000;
365 else
366 {act_pri,write_pri,read_pri,pre_pri} = 4'b1000;
367 end

```

- Since multiple banks are competing for resources, only one bank can be granted the access. A priority table must be constructed from command dependencies to ensure correct operation.

Write Continuous values







Figure 4 — Simplified State Diagram

- From the diagram we can know which timing constraints are needed

ACT


- Case of accessing different banks using ACT

Figure 59: Example: Meeting t_{RRD} (MIN) and t_{RCD} (MIN)



tFAW has to be held

Figure 60: Example: t_{FAW}






Figure 5. Three Phases of DRAM Access

Table 2. Timing Constraints (DDR3-1066) [43]

Phase	Commands	Name	Value
1	ACT → READ	tRCD	15ns
	ACT → WRITE	tRAS	37.5ns
	ACT → PRE	tRP	15ns
2	READ → data	tCL	15ns
	WRITE → data	tCWL	11.25ns
	data burst	tBL	7.5ns
3	PRE → ACT	tRP	15ns
1 & 3	ACT → ACT	tRC (tRAS+tRP)	52.5ns





Figure 4. DRAM bank operation: Steps involved in serving a memory request [17] ($V_{PP} > V_{DD}$)


Category	RowCmd↔RowCmd			RowCmd↔ColCmd			ColCmd↔ColCmd			ColCmd→DATA	
Name	tRC	tRAS	tRP	tRCD	tRTP	tWR*	tCCD	tRTW†	tWTR*	CL	CWL
Commands	A→A	A→P	P→A	A→R/W	R→P	W*→P	R(W)→R(W)	R→W	W*→R	R→DATA	W→DATA
Scope	Bank	Bank	Bank	Bank	Bank	Bank	Channel	Rank	Rank	Bank	Bank
Value (ns)	~50	~35	13-15	13-15	~7.5	15	5-7.5	11-15	~7.5	13-15	10-15

A: ACTIVATE– P: PRECHARGE– R: READ– W: WRITE

* Goes into effect after the last write data, not from the WRITE command



- For WRITE, first open the row, TRCD delays, later the row is opened
- After TRCD, row is opened, we can issue write, later consecutive writes requires TCCD
- Timing constraints related to write are tRCD, tCCD, tRTW, find their corresponding specification



- From the specification, check for tRCD and tCCD violation

DDR3-800, DDR3-1066, DDR3-1333, DDR3-1600

74

Micro Technology, Inc. reserves the right to change product specifications without notice. © 2016 Micro Technology, Inc. All rights reserved.

Table 51: Electrical Characteristics and AC Operating Conditions (Continued)

Notes 1–8 apply to the entire table

Parameter		Symbol	DDR3-800		DDR3-1066		DDR3-1333		DDR3-1600		Unit	Notes	
			Min	Max	Min	Max	Min	Max	Min	Max			
READ-to-PRECHARGE time		¹ RTP	MIN = greater of 4CK or 7.5ns; MAX = n/a									CK	31, 32
CAS#-to-CAS# command delay		¹ CCD	MIN = 4CK; MAX = n/a									CK	
Auto precharge write recovery + precharge time		¹ DAL	MIN = WR + ¹ RP/2CK (AVG); MAX = n/a									CK	
MODE REGISTER SET command cycle time		¹ MRD	MIN = 4CK; MAX = n/a									CK	
MODE REGISTER SET command update delay		¹ MOD	MIN = greater of 12CK or 15ns; MAX = n/a									CK	
MULTIPURPOSE REGISTER READ burst end to mode register set for multipurpose register exit		¹ MPRR	MIN = 1CK; MAX = n/a									CK	
Calibration Timing													
ZQCL command: Long calibration time	POWER-UP and RE-SET operation	¹ ZQinit	512	–	512	–	512	–	512	–	CK		
	Normal operation	¹ ZQoper	256	–	256	–	256	–	256	–	CK		
ZQCS command: Short calibration time		¹ ZQCS	64	–	64	–	64	–	64	–	CK		
Initialization and Reset Timing													
Exit reset from CKE HIGH to a valid command		¹ XPR	MIN = greater of 5CK or ¹ RFC + 10ns; MAX = n/a									CK	
Begin power supply ramp to power supplies stable		¹ VDDPR	MIN = n/a; MAX = 200									ms	
RESET# LOW to power supplies stable		¹ RPS	MIN = 0; MAX = 200									ms	
RESET# LOW to I/O and R _{TT} High-Z		¹ IOZ	MIN = n/a; MAX = 20									ns	35
Refresh Timing													
REFRESH-to-ACTIVATE or REFRESH command period		¹ RFC – 1Gb	MIN = 110; MAX = 70,200									ns	
		¹ RFC – 2Gb	MIN = 160; MAX = 70,200									ns	
		¹ RFC – 4Gb	MIN = 260; MAX = 70,200									ns	
		¹ RFC – 8Gb	MIN = 350; MAX = 70,200									ns	
Maximum refresh period	T _C ≤ 85°C	–	64 (1X)									ms	36
	T _C > 85°C	–	32 (2X)									ms	36
Maximum average periodic refresh	T _C ≤ 85°C	¹ REFI	7.8 (64ms/8192)									μs	36
	T _C > 85°C	–	3.9 (32ms/8192)									μs	36
Self Refresh Timing													

Micron

Electrical Characteristics and AC Operating Conditions
2Gb: x4, x8, x16 DDR3 SPD

Row buffer conflicts

- d_state is used to control the WL delay, and since at the same time, due to the independence of Command line and DQ line, whenever a write signal is acquired, delay it multiple cycles then it can write onto the DQ bus

READ Burst tracing

Problems:

1. I cannot find the ADDR/RD WR FIFO, is there a newer version that I don't know?
2. How to obtain the temperature information of the DRAM chip and on-die temperature? DDR4 accomplishes this through the usage of mode register.
3. According to DDR3 specification, there should be a 200us power up mode and 500us reset mode during the initialization and reset phase of the system, but I cannot find such configuration within the code, perhaps there is a newer version?
4. I have some problem with the Read/Write re-scheduling portion, since there is only one issue fifo, how can it be done?
5. I cannot find Refresh control or refresh state within Senior's design, perhaps I have some misunderstanding about the specification of the DRAM?
6. Is the refresh controller implemented within the bank logic itself?
7. Within the 3D-DRAM, the timing violation checkers are all commented out~ So is there another model for timing constraint checking?

```

896     reg err;
897     begin
898     // $display ("truebl4 = %d, relationship = %d, fromcmd = %h, cmd = %h", truebl4,
899     relationship, fromcmd, cmd);
900     casex ((truebl4, relationship, fromcmd, cmd))
901     // load mode
902     {1'bX, DIFF_BANK , LOAD_MODE, LOAD_MODE} : begin if (ck_cntr - ck_load_mode <
903     THRD)
904     $display ("%m: at time %t ERROR: tMRD violation during %s", $time, cmd_string[cmd]);
905     end
906     {1'bX, DIFF_BANK , LOAD_MODE, READ } : begin if (($time - tm_load_mode <
907     THOD-TJIT_PER) || (ck_cntr - ck_load_mode < THOD_TCK))
908     $display ("%m: at time %t ERROR: tMOD violation during %s", $time, cmd_string[cmd]);
909     end
910     {1'bX, DIFF_BANK , LOAD_MODE, REFRESH } ,
911     {1'bX, DIFF_BANK , LOAD_MODE, PRECHARGE } ,
912     {1'bX, DIFF_BANK , LOAD_MODE, ACTIVATE } ,
913     {1'bX, DIFF_BANK , LOAD_MODE, ZQ } ,
914     {1'bX, DIFF_BANK , LOAD_MODE, PWR_DOWN } ,
915     {1'bX, DIFF_BANK , LOAD_MODE, SELF_REF } : begin if (($time - tm_load_mode <
916     THOD-TJIT_PER) || (ck_cntr - ck_load_mode < THOD_TCK))
917     $display ("%m: at time %t ERROR: tMOD violation during %s", $time, cmd_string[cmd]);
918     end
919     // refresh
920     {1'bX, DIFF_BANK , REFRESH , LOAD_MODE} ,
921     {1'bX, DIFF_BANK , REFRESH , REFRESH } ,
922     {1'bX, DIFF_BANK , REFRESH , PRECHARGE } ,
923     {1'bX, DIFF_BANK , REFRESH , ACTIVATE } ,
924     {1'bX, DIFF_BANK , REFRESH , ZQ } ,
925     {1'bX, DIFF_BANK , REFRESH , SELF_REF } : begin if ($time - tm_refresh <
926     TRFC_MIN)
927     $display ("%m: at time %t ERROR: tRFC violation during %s", $time, cmd_string[cmd]);
928     end
929     {1'bX, DIFF_BANK , REFRESH , PWR_DOWN } : begin if (ck_cntr - ck_refresh <
930     TREFPDEN)

```

```

878     reg err;
879     begin
880     // $display ("truebl4 = %d, relationship = %d, fromcmd = %h, cmd = %h", truebl4,
881     relationship, fromcmd, cmd);
882     casex ((truebl4, relationship, fromcmd, cmd))
883     // {1'bX, DIFF_BANK , LOAD_MODE, LOAD_MODE} : begin if (ck_cntr - ck_load_mode
884     < THRD)
885     $display ("%m: at time %t ERROR: tMRD violation during %s", $time, cmd_string[cmd]);
886     end
887     // {1'bX, DIFF_BANK , LOAD_MODE, READ } : begin if (($time - tm_load_mode
888     < THOD-TJIT_PER) || (ck_cntr - ck_load_mode < THOD_TCK))
889     $display ("%m: at time %t ERROR: tMOD violation during %s", $time, cmd_string[cmd]);
890     end
891     // {1'bX, DIFF_BANK , LOAD_MODE, REFRESH } ,
892     // {1'bX, DIFF_BANK , LOAD_MODE, PRECHARGE } ,
893     // {1'bX, DIFF_BANK , LOAD_MODE, ACTIVATE } ,
894     // {1'bX, DIFF_BANK , LOAD_MODE, ZQ } ,
895     // {1'bX, DIFF_BANK , LOAD_MODE, PWR_DOWN } ,
896     // {1'bX, DIFF_BANK , LOAD_MODE, SELF_REF } : begin if (($time - tm_load_mode
897     < THOD-TJIT_PER) || (ck_cntr - ck_load_mode < THOD_TCK))
898     $display ("%m: at time %t ERROR: tMOD violation during %s", $time, cmd_string[cmd]);
899     end
900     // refresh
901     // {1'bX, DIFF_BANK , REFRESH , LOAD_MODE} ,
902     // {1'bX, DIFF_BANK , REFRESH , REFRESH } ,
903     // {1'bX, DIFF_BANK , REFRESH , PRECHARGE } ,
904     // {1'bX, DIFF_BANK , REFRESH , ACTIVATE } ,
905     // {1'bX, DIFF_BANK , REFRESH , ZQ } ,
906     // {1'bX, DIFF_BANK , REFRESH , SELF_REF } : begin if ($time - tm_refresh <
907     TRFC_MIN)
908     $display ("%m: at time %t ERROR: tRFC violation during %s", $time, cmd_string[cmd]);
909     end
910     // {1'bX, DIFF_BANK , REFRESH , PWR_DOWN } : begin if (ck_cntr - ck_refresh <
911     TREFPDEN)

```

- Or there are probably some assumptions about how this work is done