

O Created	@October 6, 2024 8:56 AM
≔ Class	

Get the runnable CACTI-3DD from Sectored DRAM

https://github.com/CMU-SAFARI/Sectored-DRAM

- Run the areapower.py to generate the runnable makeFile for cacti
- Modify the code containing the sectored DRAM modification, which are the sense amplifier modifications.

https://github.com/HewlettPackard/cacti

• Replace the mat.cc with the one from CACTI-3DD

Bug for modifications

- Modification for tsv_length must be modified to get correct timing constraints when inputing the stacking parameter.
- https://github.com/HewlettPackard/cacti/issues/2

· Otherwise the CACTI-3DD cannot be run correctly

3D-DRAM Samsung.cfg modification

- https://github.com/HewlettPackard/cacti/issues/6
- Such that you can verify and get similiar results for the parameter of 3D-Samsung model timing constraints.

```
■ 3DDRAM_Samsung3D8Gb_extened_cfg.log U
  53 Memory Parameters:
          Total memory size (Gb): 8
          Stacked die count: 4
          TSV projection: industrial conservative
          Number of banks: 16
          Technology size (nm): 50
          Page size (bits): 8192
          Burst depth: 8
          Chip IO width: 4
          Best Ndwl: 16
          Best Ndbl: 32
          # rows in subarray: 512
          # columns in subarray: 512
     Results:
      Timing Components:
             t_RCD (Row to column command delay): 6.93514 ns
             t_RAS (Row access strobe latency): 16.6885 ns
            t_RC (Row cycle): 25.6223 ns
             t_CAS (Column access strobe latency): 14.1096 ns
             t_RP (Row precharge latency): 9.67556 ns
            t RRD (Row activation to row activation delay): 3.17319 ns
  75 Power Components:
            Activation energy: 1.01003 nJ
             Read energy: 0.967235 nJ
             Write energy: 0.967252 nJ
            Precharge energy: 0.911832 nJ
  80 Area Components:
           DRAM core area: 65.0447 mm2
             DRAM area per die: 89.3066 mm2
             Area efficiency: 41.7953%
```

Validation Targets	Latency (ns)	Real / Model / Err Pow	ver (mW) Real / Model / Err	Area (mm²) Real / Model / Err
Samsung 2Gb 80nm DDR2	t_{RCD} t_{RP}	8.8 / 8.39 / -4.6% 9.0 / 9.04 / 0.4%	N/A	195.64 / 189.89 / -2.9%
Micron 1Gb 78nm DDR3	t_{CAS} t_{RAS} t_{RC}	36 / 32.1 / -10.9%	P_{ACT} 90.6 / 93.9 / 3.6% P_{RD} 57.1 / 62.4 / 9.4% P_{WR} 39.0 / 37.5 / -3.9%	100.22 / 90.45 / -9.8%
Samsung 8Gb 3D 60nm DDR3		15 / 14.9 / -0.9%	N/A	98.1×4 / 100.3×4 / 2.2%

TARIF III

• The CACTI-3DD does not support 60nm tech, thus uses 50nm, can notice that it is actually quite accurate.


CACTI-IO Technical Report

Row, Column array number

- These are for subarrays calculations and output the correct subarray number in parameter.cc
- Senior uses 128×128, adjust it to 128×128. 1Gb per die.

Memory density parameter(Not used)

Ndwl, Ndbl, Nspd & its relationship with subbanks






Figure 10: Different partitions of a bank.

In order to calculate the optimal organization based on a given objective function, like earlier versions of CACTI [30,38, 40,47], each bank is associated with partitioning parameters N_{dwl} , N_{dbl} and N_{spd} , where N_{dwl} = number of segments in a bank wordline. N_{dbl} = number of segments in a bank bitline, and N_{spd} = number of sets mapped to each bank wordline.

Parameter Name	Meaning	Parameter Type
N _{banks}	Number of banks	User input
$N_{ m dwl}$	Number of divisions in a bank wordline	Degree of freedom
$N_{ m dbl}$	Number of divisions in a bank bitline	Degree of freedom
$N_{ m spd}$	Number of sets mapped to a bank wordline	Degree of freedom
D _{bitline-mux}	Degree of muxing at bitlines	Degree of freedom
D _{senseamp-mux}	Degree of muxing at sense amp outputs	Degree of freedom
$N_{ m subbanks}$	Number of subbanks	Calculated
N _{mats-in-subbank}	Number of mats in a subbank	Calculated
$N_{ m subarr-rows}$	Number of rows in a subarray	Calculated
N _{subarr-cols}	Number of columns in a subarray	Calculated
N _{subarr-senseamps}	Number of sense amplifiers in a subarray	Calculated
N _{subarr-out-drivers}	Number of output drivers in a subarray	Calculated
$N_{ m bank-addr-bits}$	Number of address bits to a bank	Calculated
N _{bank-datain-bits}	Number of datain bits to a mat	Calculated
N _{bank-dataout-bits}	Number of dataout bits from a mat	Calculated
N _{mat-addr-bits}	Number of address bits to a mat	Calculated
N _{mat-datain-bits}	Number of datain bits to a mat	Calculated
N _{mat-dataout-bits}	Number of dataout bits from a mat	Calculated
N _{mat-way-select}	Number of way-select bits to a mat (for data array of cache)	Calculated

Table 1: Organizational parameters of a data array.

Area Efficiency, Bandwidth & Energy

To calculate the bandwidth of 3D-DRAM (like HBM, HBM2, or HBM3), you can use the following formula:

 $Bandwidth = Data\ Rate \times Bus\ Width \times Number\ of\ Channels$

Explanation of Terms:

- 1. **Data Rate**: This is the speed at which data can be transferred per pin, typically measured in gigabits per second (Gbps). For example, HBM2 might have a data rate of 2 Gbps to 3.2 Gbps per pin.
- 2. **Bus Width**: This refers to the width of the data bus per channel, typically 128 bits (or 16 bytes) for HBM technologies.
- 3. **Number of Channels**: The number of independent channels available in the memory module. HBM2 usually has 8 channels, while HBM3 might have more.

Example Calculation:

Suppose you have an HBM2 stack with the following specs:

• Data Rate: 2 Gbps

• Bus Width: 128 bits (16 bytes)

• Number of Channels: 8



To calculate the data rate of a customized 3D-DRAM, you can use the following approach:

$$\text{Data Rate} = \frac{\text{Clock Frequency} \times \text{Data Transfers Per Clock Cycle}}{\text{Bus Width}}$$

Explanation of Terms:

- Clock Frequency: The operating frequency of the DRAM, typically measured in megahertz (MHz) or gigahertz (GHz). This determines how many times data can be transferred per second.
- 2. Data Transfers Per Clock Cycle (MT/s): This depends on the technology:
 - DDR (Double Data Rate): Transfers data twice per clock cycle (once on the rising edge and once on the falling edge).
 - QDR (Quad Data Rate): Transfers data four times per clock cycle.
 - If it's a customized 3D-DRAM, decide how many transfers you want per clock cycle.
- 3. **Bus Width**: The width of the data bus per channel, measured in bits. This determines how much data is moved per transfer. Typical 3D-DRAM configurations use 128-bit buses, but you can customize this.

Number of TSV

- The TSV bit width is determined by the burst depth * io_width, usually burst depth is 2 though, as for HBM
- · These information are for a single bank