


# **Senior's DRAM Notes**

O Created	@January 3, 2025 5:05 PM
: Class	


• List its triggers and controllers from state machine, data path, timing constraints counter and PHY layer interaction.

# **Initialization**

Senior's state machine for initialization



**DDR3** specifications



• The process of initialization is initialized through the initialization counter

# **Power up Procedure**

- 3.3 RESET and Initialization Procedure (Cont'd)
- 3.3.1 Power-up Initialization Sequence (Cont'd)





Figure 5 — Reset and Initialization Sequence at Power-on Ramping

 CK,CK# are the clocks, needed timing constraints are tCKSRX,tXPR,tMRD,tMOD,tZQinit & tDLLK,


must first wait 200us later 500 us for the start up

```
TESTBED. I Package.Ranki.Bank3.cmd task: at time 336001.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled TESTBED. I Package.Rank1.Bank3.cmd task: at time 336001.0 ps INFO: Initialization Sequence is complete TESTBED. I Package.Rank2.Bank0.cmd task: at time 336001.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern TESTBED. I Package.Rank2.Bank0.cmd task: at time 336001.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled TESTBED. I Package.Rank2.Bank0.cmd task: at time 336001.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled TESTBED. I Package.Rank2.Bank1.cmd task: at time 336001.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled TESTBED. I Package.Rank2.Bank1.cmd task: at time 336001.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled TESTBED. I Package.Rank2.Bank1.cmd task: at time 336001.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled TESTBED. I Package.Rank2.Bank1.cmd task: at time 336001.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled TESTBED. I Package.Rank2.Bank1.cmd task: at time 336001.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled TESTBED. I Package.Rank2.Bank1.cmd task: at time 336001.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled TESTBED. I Package.Rank2.Bank2.cmd task: at time 336001.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled TESTBED. I Package.Rank2.Bank2.cmd task: at time 336001.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled TESTBED. I Package.Rank2.Bank2.cmd task: at time 336001.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled TESTBED. I Package.Rank2.Bank3.cmd task: at time 336001.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled TESTBED. I Package.Rank2.Bank3.cmd task: at time 336001.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled TESTBED. I Package.Rank3.Bank0.cmd task: at time 336001.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled TESTBED. I Package.Rank3.Ban
```


• This should be seen if the initialization process is correct!



 Strange thing happens when the power up does not proceed for 200us, which is strange



• The initialization process should be 200 us later 500 us, senior's design does not consider this case. Which is very strange!




• According to DRAM spec, a minimum of 200us + 500 us is required for powering up, this does not make sense.


Reset Timing	•	•								
Exit Reset from CKE HIGH to a valid	tXPR	max(5nCK, tRFC(min)+	-	max(5nCK, tRFC(min) +	-	max(5nCK, tRFC(min)+	-	max(5nCK, tRFC(min)+	-	
command		10ns)		10ns)		10ns)		10ns)		

• The refest timing tXPR for powering up, the max of (110+10) or (5nCK)

Parameter	Symbol	512Mb	1Gb	2Gb	4Gb	8Gb	Units	Notes
REF command to ACT or REF command time	tRFC	90	110	160	300	350	ns	

# **Set Mode Registers**





• Mode register COMMAND

Function	Abbrevia	Ck	Œ	CS#	RAS#	CAS#	WEA	BA0-	A13-	A12-	A10-	A0- A9,	Notes
runction	tion	Previous Cycle	Current Cycle	CS#	KAS#	CAS#	W E#	BA2	A15	BC#	AP	A9, A11	Notes
Mode Register Set	MRS	Н	Н	L	L	L	L	BA		OP (	Code		

• Notice that CKE must follow and previous cycle, current cycle routine to indicate that this is the correct signals and commands.

# **Accessing MRx**

BA1	BA0	MR Select
0	0	MR0
0	1	MR1
1	0	MR2
1	1	MR3


• BA address number is used for MRx register selection

# **Mode Register 0**

• Burst length, Burst mode, DLL initialization are set here.

#### 3.4 Register Definition (Cont'd) 3.4.2 Mode Register MR0 (Cont'd)

while controlling the states of address pins according to Figure 9.



```
//-----MODE Register 0

'define BURST_LENGTH - 2'b10 - // on-the-fly via A12, configure on the fly?

'define BURST_TYPE - - - 1'b0 - - // Sequential

'define CAS_LATENCY - - 3'b001 - // CAS = -5

'define DLL_RESET - - - - 1'b1 - - // DLL_RESET on

'define WRITE_RECOVERY 3'b001 - // write recovery time : -5

'define PRECHARGE_PD - - 1'b0 - - // DLL off

'define MR0_CONFIG {1'b0, PRECHARGE_PD, WRITE_RECOVERY, DLL_RESET, 1'b0, CAS_LATENCY, BURST_TYPE, 1'b0, BURST_LENGTH}
```


## **Mode Register 1**

#### 3 Functional Description (Cont'd)

#### 3.4 Register Definition (Cont'd)

#### 3.4.3 Mode Register MR1


The Mode Register MR1 stores the data for enabling or disabling the DLL, output driver strength, Rtt\_Nom impedance, additive latency, Write leveling enable, TDQS enable and Qoff. The Mode Register 1 is written by asserting low on CS#, RAS#, CAS#, WE#, high on BA0 and low on BA1 and BA2, while controlling the states of address pins according to Figure 10.



# **MR3** Register


#### 3.4.4 Mode Register MR2

The Mode Register MR2 stores the data for controlling refresh related features, Rtt\_WR impedance, and CAS write latency. The Mode Register 2 is written by asserting low on CS#, RAS#, CAS#, WE#, high on BA1 and low on BA0 and BA2, while controlling the states of address pins according to the table below.



```
557
    558
559
    always@(posedge clk)
    begin: MODE REGISTER INIT
560
561
      MR0 <= `MR0 CONFIG ;
      MR1 <= `MR1 CONFIG ;</pre>
562
563
      MR2 <= `MR2_CONFIG ;
564
      MR3 <= `MR3_CONFIG ;
565
    end
```

# **Mode Register interaction with PHY layer**




 Specially noted that ck and ck\_n has a 90 degree phase shift, every signal trying to send to DRAM should have a 90 degree phase shift, thus uses negedge clk instead of posedge trigger



• Physical DDR domain uses ck\_n posedge clk as reference for sampling

# **Write Command Procedure**

- Notice that this procedure is different from what he described in his own paper, also what other people will do
- command → bankFSM→command Scheduler(This is where command gets Re-scheduled) → issue\_fifo



(a). Bank FSM





 Note that for every bank fsm transition, there is a previous check state after that there is the act, write or pre command,

# CMD scheduler scheduling priority

 Since multiple banks are competing for resources, only one bank can be granted the access. A priority table must be constructed from command dependencies to ensure correct operation.

### **Write Continuous values**





- Issue fifo is a circular fifo which accepts the scheduled DRAM commands from the command scheduler
- Notice that this is different from the diagram from Senior's thesis, thus the full DRAM controller model should be redrawn

# DDR Spec Write & READ Write turnaround timing constraints





Figure 4 — Simplified State Diagram

• From the diagram we can know which timing constraints are needed

## **ACT**


· Case of accessing different banks using ACT

Figure 59: Example: Meeting <sup>t</sup>RRD (MIN) and <sup>t</sup>RCD (MIN)



## tFAW has to be held

Figure 60: Example: <sup>t</sup>FAW







Table 2. Timing Constraints (DDR3-1066) [43]

Phase	Commands	Name	Value
1	$\begin{array}{c} ACT \to READ \\ ACT \to WRITE \end{array}$	tRCD	15ns
	$ACT \to PRE$	tRAS	37.5ns
2	$\begin{array}{c} \text{READ} \rightarrow \textit{data} \\ \text{WRITE} \rightarrow \textit{data} \end{array}$	tCL tCWL	15ns 11.25ns
	data burst	tBL	7.5ns
3	$\text{PRE} \to \text{ACT}$	tRP	15ns
1 & 3	$ACT \to ACT$	tRC (tRAS+tRP)	52.5ns

Figure 5. Three Phases of DRAM Access







Figure 4. DRAM bank operation: Steps involved in serving a memory request [17]  $(V_{PP} > V_{DD})$ 


Category	ategory RowCmd↔RowCmd			$RowCmd {\leftrightarrow} ColCmd$			ColC	md↔ColCm	$ColCmd {\rightarrow} DATA$		
Name	tRC	tRAS	tRP	tRCD	tRTP	$tWR^*$	tCCD	$tRTW^{\dagger}$	$tWTR^*$	CL	CWL
Commands	$A \rightarrow A$	$A \rightarrow P$	$P \rightarrow A$	$A\rightarrow R/W$	$R \rightarrow P$	$W^* \rightarrow P$	$R(W)\rightarrow R(W)$	$R \rightarrow W$	$W^* \rightarrow R$	$R \rightarrow DATA$	$W\rightarrow DATA$
Scope	Bank	Bank	Bank	Bank	Bank	Bank	Channel	Rank	Rank	Bank	Bank
Value (ns)	$\sim$ 50	~35	13-15	13-15	~7.5	15	5-7.5	11-15	~7.5	13-15	10-15

A: ACTIVATE- P: PRECHARGE- R: READ- W: WRITE

\* Goes into effect after the last write data, not from the WRITE command



- For WRITE, first open the row, TRCD delays, later the row is opened
- After TRCD, row is opened, we can issue write, later consecutive writes requires TCCD
- Timing constraints related to write are tRCD,tCCD,tRTW, find their corresponding specification




From the specification, check for tRCD and tCCD violation

lotes 1–8 apply to the e	intire table		DDR	3-800	DDR3	DR3-1066 DDR3-1333		-1333	DDR3-1600			
Parameter		Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
READ-to-PRECHARGE ti	me	tRTP		М	N = great	ter of 4Ck	C or 7.5ns	; MAX =	n/a		CK	31, 32
CAS#-to-CAS# comman	d delay	<sup>t</sup> CCD			M	IN = 4CK;	MAX = r	ı/a			CK	
Auto precharge write re time	ecovery + precharge	<sup>t</sup> DAL		ı	MIN = WR	R + <sup>t</sup> RP/ <sup>t</sup> Cl	K (AVG); I	MAX = n/	a		CK	
MODE REGISTER SET co	mmand cycle time	tMRD			М	IN = 4CK;	MAX = r	n/a			CK	
MODE REGISTER SET co	mmand update delay	tMOD		MI	N = great	er of 12C	K or 15ns	; MAX =	n/a		CK	
MULTIPURPOSE REGISTI mode register set for m exit		tMPRR			М	IN = 1CK;	MAX = r	n/a			CK	
			Cal	ibration	Timing							
QCL command: Long POWER-UP and RE- libration time SET operation		<sup>t</sup> ZQinit	512	-	512	-	512	-	512	-	CK	
Normal operation		<sup>t</sup> ZQoper	256	-	256	-	256	-	256	-	CK	
QCS command: Short of	calibration time	tzQCS	64	-	64	-	64	-	64	-	CK	
		Ir	nitializat	tion and	Reset Tir	ming						
Exit reset from CKE HIG	H to a valid command	tXPR		MIN =	greater	of 5CK or	r <sup>t</sup> RFC + 1	0ns; MAX	( = n/a		CK	
Begin power supply ran stable	np to power supplies	tVDDPR	MIN = n/a; MAX = 200 ms									
RESET# LOW to power :	supplies stable	tRPS	MIN = 0; MAX = 200							ms		
RESET# LOW to I/O and	R <sub>Ⅲ</sub> High-Z	tIOZ	MIN = n/a; MAX = 20							ns	35	
			R	efresh Ti	ming							
REFRESH-to-ACTIVATE of	or REFRESH	<sup>t</sup> RFC – 1Gb			MIN	N = 110; N	1AX = 70	200			ns	
command period		<sup>t</sup> RFC – 2Gb			MIN	N = 160; N	1AX = 70	200			ns	
		<sup>t</sup> RFC – 4Gb			MIN	N = 260; N	1AX = 70	200			ns	
		<sup>t</sup> RFC – 8Gb			MIN	N = 350; N	1AX = 70	200			ns	
Maximum refresh T <sub>C</sub> ≤ 85°C		_				64 (	(1X)				ms	36
period T <sub>C</sub> > 85°C						32 (	(2X)				ms	36
Maximum average	T <sub>C</sub> ≤ 85°C	tREFI				7.8 (64n	ns/8192)				μs	36
periodic refresh	T <sub>C</sub> > 85°C	1 [				3.9 (32n	ns/8192)				μs	36

### **Row buffer conflicts**




Thus needs to wait tWR





• tWR has to be waited before the precharge command

Figure 80: Consecutive WRITE (BC4) to WRITE (BC4) via OTF



- Notes: 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
  - 2. BC4, WL = 5 (AL = 0, CWL = 5).
  - 3. DI n (or b) = data-in for column n (or column b).
  - 4. The BC4 setting is activated by MR0[1:0] = 01 and A12 = 0 during the WRITE command at T0 and T4.
  - 5. If set via MRS (fixed) <sup>t</sup>WR and <sup>t</sup>WTR would start T11 (2 cycles earlier).

 d\_state is used to control the WL delay, and since at the same time, due to the independence of Command line and DQ line, whenever a write signal is acquired, delay it multiple cycles then it can write onto the DQ bus

### **READ Burst tracing**

### **Problems:**

- 1. I cannot find the ADDR/RD WR FIFO, is there a newer version that I dont know?
- 2. How to obtain the temperature information of the DRAM chip and on-die temperature?DDR4 accomplish this through the usage of mode register.
- 3. According to DDR3 specification, there should be a 200us power up mode and 500us reset mode during the initialization and reset phase of the system, but I cannot find such configuration within the code, perhaps there is a newer version?
- 4. I have some problem with the Read/Write re-scheduling portion, since there is only one issue fifo , how can it be done?
- 5. I cannot find Refresh control or refresh state within Senior's design, perhaps I have some misunderstanding about the specification of the DRAM?
- 6. Is the refresh controller implemented within the bank logic itself?
- 7. Within the 3D-DRAM, the timing violation checkers are all commented out~ So is there another model for timing constraint checking?

```
o97 begin
                                                                                                                                                                                                                                                      879
                                                                                                                                                                                                                                                                        begin
                                 $display ("trueb14 = %d, relationship = %d, fromcmd = %h, cmd = %h", trueb14,
                                                                                                                                                                                                                                                                                       $display ("trueb14 = %d, relationship = %d, fromcmd = %h, cmd = %h", trueb14,
          relationship, fromcmd, cmd);
                                                                                                                                                                                                                                                               relationship, fromcmd, cmd);
                        casex ({truebl4, relationship, fromcmd, cmd})
    // load mode
                                                                                                                                                                                                                                                                                casex ({trueb14, relationship, fromcmd, cmd})
    // load mode
 901 {1'bx, DIFF_BANK , LOAD_MODE, LOAD_MODE} : begin if (ck_cntr - ck_load_mode <
                                                                                                                                                                                                                                                                                            //{1'bx, DIFF_BANK , LOAD_MODE, LOAD_MODE} : begin if (ck_cntr - ck_load_mode
                                                                                                                                                                                                                                                      883
            $display ("%m: at time %t ERROR: tMRD violation during %s", $time.cmd string[cmd]):
                                                                                                                                                                                                                                                                 $display ("%m: at time %t ERROR: tMRD violation during %s", $time. cmd string[cmd]):
           [1'bx, DIFF_BANK , LOAD_MODE, READ } : begin if (($time - tm_load_mode TMOD-TJIT_PER) || (ck_cntr - ck_load_mode < TMOD_TCK))
$display ("%m: at time %t ERROR: tMOD violation during %s", $time, cmd_string[cmd]);
                                                                                                                                                                                                                                                                //{1"bx, DIFF_BANK , LOAD_MODE, READ } : begin if (($time - tm_load_mc
< TMOD-TJII_PER) || (ck_cntr - ck_load_mode < TMOD_TCK))
$display ("%m: at time %t ERROR: tMOD violation during %s", $time, cmd_string[cmd]);</pre>
                                                                                                                                                                                                                                                                                                                                                                                            } : begin if (($time - tm load mode
 902
                                                                                                                                  } : begin if (($time - tm_load_mode <
                                                                                                                                                                                                                                                      884
                                        {1'bx, DIFF_BANK , LOAD_MODE, REFRESH } ,
                                                                                                                                                                                                                                                                                             //{1'bx, DIFF_BANK , LOAD_MODE, REFRESH } ,
                                       {1'bx, DIFF_BANK , LOAD_MODE, PRECHARGE} , {1'bx, DIFF_BANK , LOAD_MODE, ACTIVATE } ,
                                                                                                                                                                                                                                                                                            //{1'bx, DIFF_BANK , LOAD_MODE, PRECHARGE} ,
//{1'bx, DIFF_BANK , LOAD_MODE, ACTIVATE } ,
 904
                                                                                                                                                                                                                                                      886
          (1'bs, DIFF_BANK , LOAD_MODE, PAR DOWN ),

(1'bs, DIFF_BANK , LOAD_MODE, PAR DOWN ),

(1'bs, DIFF_BANK , LOAD_MODE, PAR DOWN ),

(1'bs, DIFF_BANK , LOAD_MODE , PAR DOWN ),

(1'bs, DIFF_BANK , LOAD_M
                                                                                                                                                                                                                                                               ///Libx, DIFF_BANK, LOAD_MOOE, ZQ },
///Libx, DIFF_BANK, LOAD_MOOE, ZQ },
///Libx, DIFF_BANK, LOAD_MOOE, PRR, DONN },
//Libx, DIFF_BANK, LOAD_MOOE, SELF_REF }: begin if (($time - tm_load_mode < TMOO_TITI_PER) || (ck_cntr - ck_load_mode < TMOO_TCK))
$display ("%m: at time %t ERROR: tMOO violation during %s", $time, cmd_string[cmd]);
  906
                                                                                                                                                                                                                                                      888
  908
                                                                                                                                                                                                                                                                 end
                                       // refresh
                                                                                                                                                                                                                                                                                            // refresh
 910
                                                                                                                                                                                                                                                      892
                                      {1'bx, OIFF_BANK , REFRESH , LOAD_MODE} ,
[1'bx, OIFF_BANK , REFRESH , REFRESH } ,
[1'bx, OIFF_BANK , REFRESH , PRECHARGE ] ,
[1'bx, OIFF_BANK , REFRESH , ACTIVATE ] ,
[1'bx, OIFF_BANK , REFRESH , ZQ ] ,
[1'bx, OIFF_BANK , REFRESH , SELF_REF ] : begin if ($time - tm_refresh <</pre>
                                                                                                                                                                                                                                                                                            //{1'bx, DIFF_BANK , REFRESH , LOAD_MODE} ,
//{1'bx, DIFF_BANK , REFRESH , REFRESH } ,
 911
                                                                                                                                                                                                                                                      893
 912
                                                                                                                                                                                                                                                      894
 913
                                                                                                                                                                                                                                                      895
                                                                                                                                                                                                                                                                                             //{1'bx, DIFF_BANK , REFRESH , PRECHARGE} ,
//{1'bx, DIFF_BANK , REFRESH , ACTIVATE } ,
                                                                                                                                                                                                                                                                                            915
                                                                                                                                                                                                                                                       897
                                                                                                                                                                                                                                                                 TRFC_MIN)
            $display ("%m: at time %t ERROR: tRFC violation during %s", $time, cmd_string[cmd]);
                                                                                                                                                                                                                                                                 $display ("%m: at time %t ERROR: tRFC violation during %s", $time, cmd_string[cmd]);
            end
                                                                                                                                                                                                                                                                 end
                                        {1'bx, DIFF_BANK , REFRESH , PWR_DOWN } : begin if (ck_cntr - ck_refresh <
                                                                                                                                                                                                                                                                                            //{1'bx, DIFF_BANK , REFRESH , PWR_DOWN } : begin if (ck_cntr - ck_refresh <
```

Or there are probably some assumptions about how this work is done