
Memory Circuits and System Report HW2

Architecture:



使用 9 個 3to 8_decoder 來設計 6to 64_decoder ,將其中一個的輸出接上剩下 8 個的 enable ,如此便能控制 WL 輸出,再將 clk 接上 MSB 端 decoder 的 enable 來達到 decoder 功用。

Python:

```
def AND(file,num_addr):
    global number_node
    string = ".subckt and_"+str(num_addr)
    str1 = ""
    for i in range(num_addr):
        str1 = str1 + "\tin" + str(i) + "\t"
    string = string + str1 + "out\n"

string = string + "x3" + str1 + "n" + str(number_node) + "\tnand_"+str(num_addr)+"\n"

string = string + "x4\t" + "n" + str(number_node) + "\tout\tinverter\n"
    number_node = number_node + 1
    string = string + ".ends\n\n"
file.write(string)
```

```
number_sub = 5


def decoder_3to8(file);
global number_node
global number_sub
string = ".subkt decoder_3to8"
string = ".subkt decoder_3to8"
strl = ""
for i in range(3);
strl = strl + "\tin" + str(1) + "\t"
string = string + strl
string = string + strl
string = string + strl
string = string + strl + "\ten\n"
string = string + strl + "\ten\n"
string = string + strl + "\ten\n"
strl = ""
for i in range(3);
strl = ""
for i in range(3);
strl = tsrl + "X + str(number_sub) + "\tin" + str(1) + "\t" + "n" + str(number_node) + "\tinverter\n"
number_node - number_node + 1
number_node - number_node + 1
number_node - number_node - 3
string = string + strl
strl = ""
for i in range(8);
strl = strl + "X" + str(number_sub) + "\t" + ("n" + str(number_node) if iX2 == 0 else "in" + str(0))\
t + ("\tn" + str(number_node+2) if (int)(1/2)X2 == 0 else "\tin" + str(1)) \
t + ("\tn" + str(number_node+2) if (int)(1/4)X2 == 0 else "\tin" + str(2)) + "\ten\t" + "out" + str(i) + "\tand_4\n"
number_sub = number_sub + 1
string = string + strl
```

如以上程式碼所示,使用 python 來產生.sp 檔案並產生 input.vec 檔。


設定 VDD = 0.7V, Frequency = 1GHz, duty cycle = 50%, rise time & fall time = 0.05ns, 並在 output 接上 22.2592aF 的電容, 其值透過 6T-SRAM 的 gate capacitances of the pass transistors 來找,如下圖。


≡ decode	er_6to64.lis	≡ read_	111.lis × 📱	₹ write_111.lis	≡ deco	der_6to64.sp	
lab1 > ≡ read_111.lis							
84 1***** HSPICE Q-2020.03-SP2-2 linux64 (Nov 1 2020) *****							
120							
121	***	<i>.</i>					
122	**** mos	rets					
123							
124 125	subckt						
125	element	0:mpr	0:mnr	0:mpl	0:mnl	0:mnpr	0:mnpl
127	model				0:nmos_sra		
127	region	Subth	Subth	Subth	Subth	Subth	Subth
129	id	-448.4133n		-448.4133n			
130	ibs	0.	0.	0.	0.	0.	0.
131	ibd	0.	0.	0.	0.	ø.	0.
132	vgs	-326.7236m		-326.7236m			326.7236m
133	vds	-326.7236m		-326.7236m			
134	vbs	-110.6381m		-110.6381m			
135	vth	-334.8227m		-334.8227m	408.4753m	408.7317m	408.7317m
136	vdsat	-93.7528m	80.0655m	-93.7528m	80.0655m	72.9074m	72.9074m
137	vod	8.0992m	-35.1988m	8.0992m	-35.1988m	-82.0081m	-82.0081m
138	beta	1.6413m	2.1736m	1.6413m	2.1736m	2.1736m	2.1736m
139	gam eff	0.	0.	0.	0.	0.	0.
140	gm	11.9719u	17.0437u	11.9719u	17.0437u	4.1690u	4.1690u
141	gds	276.9647n	265.8642n	276.9647n	265.8642n	66.2844n	66.2844n
142	gmb	4.6836p	11.8438p	4.6836p	11.8438p	1.4851p	1.4851p
143	cdtot	10.1770a	10.2207a	10.1770a	10.2207a	10.2213a	10.2213a
144	cgtot	30.7262a	26.6272a	30.7262a	26.6272a	22.2592a	22.2592a
145	cstot	16.9362a	14.3868a	16.9362a	14.3868a	11.4589a	11.4589a
146	cbtot	0.	0.	0.	0.	0.	0.
147	cgs	20.6543a	16.4276a	20.6543a	16.4276a	12.0453a	
148	cgd	10.0719a	10.1996a	10.0719a	10.1996a	10.2138a	10.2138a
149							

Result:



如上圖所示,以 wl[5]來看,add[5:0] = 000101,clk = 0.7 (high)時,wl[5] = 0.7 (high),表示有成功 decoder,也順利達到 clk 為 high 時 wordline 會拉起來的 SPEC.。





以上為 wl[0] to wl[63]的結果。

Performance:

在表現上可以發現,wordline 都有正常運作,但會發現在拉起為 1 時,會有 Gibbs phenomenon,可能的原因是在 address 切換的時候,會讓訊號不穩,或是電容充放電的效應。

Power:

```
DATA1 SOURCE='HSPICE' VERSION='Q-2020.03-SP2-2 linux64' PARAM_COUNT=0

TITLE '.title decoder'

pwr temper alter#

3.026e-06 25.0000 1
```