




BLOCK DIAGRAM



i.MX93 EVK PWR TREE

When PER_12V is required, VBUS_IN must be at least 12V!!!

USB C SNK PD




PMIC: PCA9451A CFG


SEQ	REGULATOR	VOL (V)	MAX I (mA)
1	LDO1	1.8	10
-			
2	T1 BUCK1/3 DP	0.85	4000
3	T2 LDO4	0.8	200
4			
5	T4 BUCK5	1.8	2000
6	T5 BUCK6	1.1	1500
7	T6 BUCK2	0.6	2000
8	T7 BUCK4	3.3	3000
8	T7 Load Switch	-	400
9	LDO5	1.8/3.3	150
-			
12	POR_B	--	--

SoC: i.MX93

ITEM	PWR RAIL	TYP VOL(V)	REQ I (mA)
1	NVCC_BBSM_1V8	1.8	2
PMIC_ON_REQ			
2	VDD_SOC	DVS	Ref to DS
3	VDD_ANA_OP8	0.8	186
4	RFU:VDD_ANA_IP8 (250mA)	1.8	250
4	VDD_ANA_IP8/NVCC_WAKEUP	1.8	389
5	VDD2_DDR/LPD4 VDDQ	1.1	676
6	VDDQ_DDR (0.6V for LPD4x)	0.6	360
7	NVCC_GPIO/VDD_USB_3P3	3.3	SYS
7	SD_CARD	3.3	
8	NVCC_SD2	1.8/3.3	
-			
POR_B			




IMX_MIPI_HDMI




i.MX93 I/O

<B2B CN for CPU SOM>


RECEPTACLE




I2C IO EXP




PU RES for IRQ



RECEPTACLE



RECEPTACI




M.2 802.15.




SYSTEM POWER

When PER 12V is required, VBUS_IN must be at least 12V!!!
Main PWR (5-20V-->5V)



12V PWR



SOM SCREW




BB SCREW




NXP		Microcontroller Product Group		
6501 William Cannon Drive West Austin, TX 78735-8598				
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.				
Designer: NXP BE	Drawing Title: MCIMX93-BB <MCIMX93-EVK>	CP:	IU:	A PUB:
Drawn by: NXP BE	Page Title: SYS PWR			
Approved: NC	Document Number: SCH-51961.PDF-SPF-51961	Size: Rev:		
Date: 8	Sheet: 5 of 10			

USB TYPE-C PD



USB2.0/3.0 C




Microcontroller Product Group


6500 Willman Corridor Drive West
Austin, TX 78735-8588

Designator: NXP BE	Drawing Title: MCIMX93-BB <MCIMX93-EVK>
Drawn by: NXP BE	Page Title: USB C#
Approved: Size NC	Document Number: SCH-51961 PDF:SPF-51961
Date: 8	Rev: B
Sheet 7 of 10	


RGMII 10/100/1000Mbps Ethernet



RGMII 10/100/1000Mbps Ethernet



ESD protection



RGMII Power Source	CFG_EXT	CFG_LDO[1:0]
External 3.3V	1	00
External 2.5V	1	01
External 1.8V	1	10
External 1.5V	1	11
Internal 2.5V	0	01
Internal 1.8V(Default)	0	10
Internal 1.5V	0	11

PHY Address	PHYAD[2:0]
1	001
2	010

Microcontroller Product Group
6501 William Cannon Drive West
Austin, TX 78735-8598

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

ICAP Classification CP: _____

Designer: NXP SE Drawing Title: MCIMX93-BB <MCIMX93-EV>

Drawn by: _____ Date: _____ Page Title: _____

Drawn by:
NXP SE

Page title:
ENET2





Approved:	Size NC	Document Number SCHL-61061-BDP-000
-----------	-------------------	--

NC SCH-51961 PDF:SP

Date 5 SH 6

LVDS


LVDS LVDS DATA FORMAT VESA JEITA



LVDS LCD BLT

Dimming CTRL

ITEM	INSTALL	DNP	NOTE
3.3V PWM Dimming	R1, R2	R4, R3, C1	PWM frequency according SPEC
5.0V PWM Dimming	R4, R2	R1, R3, C1	PWM frequency according SPEC
3.3V Analog Dimming	R1, R3, C1	R2, R4	0-Vadj<3.3V
5.0V Analog Dimming	R4, R3, C1	R1, R2	0-Vadj<5.0V




PWR SEL

NXP	Microcontroller Product Group
6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
Design by: NXP BE	ICAP Classification: CP: _____ IUD: _____ PUB: _____
Drawn by: NXP BE	Drawing Title: MCIMX93-BB <MCIMX93-EVK>
Approved:	Page Title: MIP/LVDS
Size: NC	Document Number: SCH-51961 PDF: SPF-51961
Date: _____	Rev: _____
Sheet: 10 of 10	


MIPI CSI

Camera MIPI CSI




EXP CAM 15/22P

EXP_CAM 15P




EXP_CAM 22P



NXP		Microcontroller Product Group
6501 William Cannon Drive West Austin, TX 78735-8598		
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.		
Design by: NXP BE	Drawing Title: MCIMX93-BB <MCIMX93-EVK>	ICAP Classification: CP: _____ IUD: _____ PUB: _____
Drawn by: NXP BE	Page Title: MIPI CSI	
Approved:	Size: NC Document Number: SCH-51961 PDF: SPF-51961	Rev: BE
Date: #	Sheet: # of 10	

M.2 KEY-E



Key ID	Pin	Interface	Key Definition
A	8-15	2x PCIe x1 / USB 2.0 / I2C / DP x4	Display Port Based Connectivity
B	12-19	PCIe x2 / SATA / USB 2.0 / USB 3.1 Gen 1 / HSIC / SSIC / Audio / UIM / I2C / SMBus	WWAN/SSD/Others Primary Key
C	16-23	PCIe/M-Pcie / USB 2.0 / USB 3.1 Gen 1 / SSIC / I2C-SMBus / UIM / ANTCtl	WWAN Key
D	20-27	Reserved for Future Use (RFU)	RFU
E	24-31	2x PCIe x1 / USB 2.0 / I2C / SDIO / UART / PCM	SDIO Based Connectivity
F	28-35	Future Memory Interface (FMI)	Future Memory Interface Generic (Not used for M.2)
G	39-46	Not Used for M.2; for Custom/Non-Standard Apps	RFU
H	43-50	Reserved for Future Use (RFU)	RFU
J	47-54	Reserved for Future Use (RFU)	RFU
K	51-58	Reserved for Future Use (RFU)	RFU
L	55-62	Reserved for Future Use (RFU)	RFU
M	59-66	PCIe x4 / SATA / SMBus	SSD 4 Lane PCIe

i.MX93 GPIO8-11

IGPIO_0008	IGPIO_0009	IGPIO_0008	IGUART2_TxD
IGPIO_0009	IGPIO_0010	IGPIO_0009	IGUART2_RxD
IGPIO_0010	IGPIO_0011	IGPIO_0010	IGUART2_CTS <D>
IGPIO_0011			IGUART2_RTS <D>

IW61X GPIO12-15

IGPIO_0012	IGPIO_0013	IGPIO_0014	IGUART2_SQD/T
IGPIO_0013	IGPIO_0015	IGPIO_0016	IGUART2_SIN
IGPIO_0014	IGPIO_0017	IGPIO_0018	IGUART2_RTS <D>
IGPIO_0015	IGPIO_0019	IGPIO_0020	IGUART2_CLK

NXP Microcontroller Product Group
6501 West Cortland Drive West
Austin, TX 78735-8598

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.



ICAP Classification: CP: _____ IUD: _____ PUB: _____

Designer: _____ Drawing Title: _____ MCIMX93-BB <MCIMX93-EVK>

Drawn by: _____ Page Title: _____ M.2 E-KEY


Approved: _____ Size: _____ Document Number: _____ SCH-51961 PDF: SPF-51961 Rev: _____

Date: _____ Date: _____ Sheet: _____ of _____




OE	A	Y	NOTE
H	H	H	Normal Operation, No card detected
H	L	L	Normal Operation, card insert
L	H	H	Simulation, card plug-out
L	L	H	No card at slot

*used for SD card Plug-in/out Simulation, Remove this
and install R1051/R1055 if test not required.
T1T126GVH is level translating buffer/line driver*




MicroSD 3.0




DIP SW[3:0]	BOOT_MODE[3:0]	BOOT CORE	BOOT DEVICE	COMMENT
0001	0000	Cortex-A55	From internal fuses	
0011	0001	Cortex-A55	Serial Downloader	USB1/2
0000	0010	Cortex-A55	USDHC1 8-bit eMMC 5.1	with SDFP (JESD-216) discoverable parameters
0010	0011	Cortex-A55	USDHC2 4-bit SD3.0	
0101	0100	Cortex-A55	FlexSPI Serial NOR	
0111	0101	Cortex-A55	FlexSPI Serial NAND 2K page	
0100	0110	Cortex-A55	Infinite Loop	
0110	0111	Cortex-A55	Test Mode	
1001	1000	Cortex-M33	From internal fuses	USB1
1000	1001	Cortex-M33	Serial Downloader	
1010	1011	Cortex-M33	USDHC4 8-bit eMMC 5.1	with SDFP (JESD-216) discoverable parameters
1101	1100	Cortex-M33	USDHC2 4-bit SD3.0	
1111	1101	Cortex-M33	FlexSPI Serial NOR	
1100	1110	Cortex-M33	FlexSPI Serial NAND 2K page	
1110	1111	Cortex-M33	Infinite Loop	
			Test Mode	


BOOT MODE CFG

i.MX93 BOOT MODE



REMOTE DEBUG REMOVE THIS PAGE IF NOT USED!!!





***Note 1:**
To use these devices, cut the traces that short them, as needed.

APPROVALS	DATE	PROJECT	Altium		
ENG:		PROJECT REVISION	DOCUMENT REVISION		
DSN:		Not in version control	DESIGN ITEM		
CHK:		Not in revision control			
TITLE *					
REFERENCE DOCUMENTS					
ICM:					
ASYD DWG:	SIZE	CAGE CODE	DWG NO.	REV	
FRAB DWG:	C				
PCB DWG:	SCALE	FILE NAME	HUB_USB_4_1.SchDoc	SHEET	OF *