


# BLOCK DIAGRAM



# i.MX93 EVK PWR TREE

When PER\_12V is required, VBUS\_IN must be at least 12V!!!

USB C SNK PD



VBUS\_IN  
12-20V



VSYS  
5V/3A

DCDC\_5V  
5V/5A



VEXT\_3V3  
3.3V/4A



VDD\_5V  
5V/3A



PER\_12V  
12V/3A

## PMIC: PCA9451A CFG

SEQ	REGULATOR	VOL (V)	MAX I (mA)
1	LDO1	1.8	10
-			
2	T1 BUCK1/3 DP	0.85	4000
3	T2 LDO4	0.8	200
4			
5	T4 BUCK5	1.8	2000
6	T5 BUCK6	1.1	1500
7	T6 BUCK2	0.6	2000
8	T7 BUCK4	3.3	3000
9	T8 Load Switch	-	400
-			
12	POR_B	--	--

## SoC: i.MX93

ITEM	PWR RAIL	TYP VOL(V)	REQ I (mA)
1	NVCC_BB5M_1V8	1.8	2
PMIC_ON_REQ			
2	VDD_SOC	DVS	Ref to DS
3	VDD_ANA_OP8	0.8	186
4	RFU: VDD_ANA_1P8 (250mA)	1.8	250
4	VDD_ANA_1P8/NVCC_WAKEUP	1.8	389
5	VDD2_DDR/LPD4 VDDQ	1.1	676
6	VDDQ_DDR (0.6V for LPD4x)	0.6	360
7	NVCC_GPIO/VDD_USB_3P3	3.3	SYS
7	SD_CARD	3.3	
8	NVCC_SD2	1.8/3.3	
-			
POR_B			

LPDDR4/X  
VDD1 <1.8V>  
VDD2 <1.1V>  
VDDQ <0.6V/1.1V>

eMMC  
VCCQ <1.8V>  
VCC <3.3V>

MicroSD  
VCC <3.3V>

ETHERNET  
DVDD\_REG <1.8V>  
AVDD/DVDD <3.3V>


USB C DRP/ A HOST  
VBUS <5V>

M.2 KEY-E  
3.3V

MIPI DSI / LVDS  
3.3V  
5V  
12V


MIPI CSI  
3.3V

# Short all the gray highlight RES while no PWR MEAS required





*All the CAPs in this page need to be put on the bottom of BGA, and close the PINs as short as possible.*

# LPDDR4/X



LPDDR4X: 2GB (x16)




### # Power Supply Voltage Sequence:





RESET\_n is held LOW.

VDD2 >= VDDQ-200mV

Power ramp duration tINIT0 (TbCTa) must not exceed 20ms.

		<b>Microcontroller Product Group</b> 6501 William Cannon Drive West Austin, TX 78756-9099			
		This document contains information proprietary to NXP and shall not be used or re-engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer: NXP 58		Drawing Title: <b>MCIMX3-SOM &lt;MCIMX3-EVK&gt;</b>		ICAP Classification: CP: _____ IUD: <input checked="" type="checkbox"/> PUB: _____	
Drawn by: NXP 58		Page Number: <b>DDR4</b>			
Approved:		Document Number <b>SCH-51943 PDF: SPF-51943</b>		Rev 80	
Date		Sheet		of	

# i.MX93 IO/PHY




External PU is necessary for SD2\_RESET\_B to enable SD card power as default



i.MX93\_03

i.MX93\_03

# i.MX93 MISC





# FLASH: eMMC <5.1>



# Boot Mode and CFG Switch



## i.MX93 BOOT MODE

BOOT_MODE[3:0]	BOOT CORE	BOOT DEVICE	COMMENT
0000	Cortex-A55	From internal fuses	USB1/2  with SFDP (JESD-216) discoverable parameters
0001	Cortex-A55	Serial Downloader	
0010	Cortex-A55	USDPHC1 8-bit eMMC 5.1	
0011	Cortex-A55	USDPHC2 4-bit SD3.0	
0100	Cortex-A55	FlexSPI Serial NOR	
0101	Cortex-A55	FlexSPI Serial NAND 2K page	
0110	Cortex-A55	Infinite Loop	USB1  with SFDP (JESD-216) discoverable parameters
0111	Cortex-A55	Test Mode	
1000	Cortex-M33	From internal fuses	
1001	Cortex-M33	Serial Downloader	
1010	Cortex-M33	USDPHC1 8-bit eMMC 5.1	
1011	Cortex-M33	USDPHC2 4-bit SD3.0	
1100	Cortex-M33	FlexSPI Serial NOR	with SFDP (JESD-216) discoverable parameters
1101	Cortex-M33	FlexSPI Serial NAND 2K page	
1110	Cortex-M33	Infinite Loop	
1111	Cortex-M33	Test Mode	





# SYS PMIC



## PMIC: PCA9451A CFG

SEQ	tsleep=2ms	REGULATOR	VOL (V)	MAX I (mA)	PWR RAIL	TYP VOL(V)	REQ I (mA)
1		LD01	1.8	10	NVCC_BB5M_1V8	1.8	2
-							
-					PMIC_ON_REQ		
2	T1	BUCK1/3 DP	0.85	4000	VDD_SOC	DVS	Ref to DS
-							
3	T2	LD04	0.8	200	VDD_ANA_0P8 VDD_MIPI_0P8 VDD_USB_0P8	0.8	186
4							
5	T4	BUCK5	1.8	2000	VDD_ANAx_1P8 VDD_LVDS_1P8 VDD_MIPI_1P8 VDD_USB_1P8 NVCC_GPIO	1.8	1040 PERI INCLUDE
6	T5	BUCK6	1.1	1500	VDD2_DDR VDDQ_DDR (1.1V for	1.1	676
7	T6	BUCK2	0.6	2000	VDDQ_DDR (0.6V for LPD4x)	0.6	360
8	T7	BUCK4	3.3	3000	NVCC_GPIO VDD_USB_3P3	3.3	2870 PERI INCLUDE
8	T7	Load Switch	-	400	SD_CARD (from BUCK4)	3.3	
9	T8	LD05	1.8/3.3	150	NVCC_SD2	1.8/3.3	
-							
12		POR_B	--	--	POR_B		

**Microcontroller Product Group**  
6501 William Cannon Drive West  
Austin, TX 78735-8598

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

Designer: NXP SE	Drawing Title: ICAP Classification CP: ILO: PUB: X
Drawn by: NXP SE	Page Title: PMIC
Approved: NC	Document Number SCH-51943 PDF: SFE51943
Date:	Sheet 10 of 14

[illegible]