

# MCIMX93-BB

(i.MX93 Reference Board SOM+BB)

MCIMX93-EVK

MCIMX93-SOM

MCIMX93-BB

51960

51943

51961

## Table of Content

Page 1	Cover
Page 2	Block Diagram
Page 3	PWR TREE
Page 4	SOM I/F
Page 5	SYS PWR
Page 6	USB PD/USB2 C
Page 7	USB1 C
Page 8	ENET1
Page 9	ENET2
Page 10	DSI/LVDS
Page 11	MIPI CSI
Page 12	M.2
Page 13	RPi/MicroSD/IMU/ADC
Page 14	CAN
Page 15	CODEC
Page 16	PDM/MQS
Page 17	REMOTE DEBUG
Page 18	NOTE
Page 19	IOMUX

1. Interrupted lines coded with the same letter or letter combinations are electrically connected.
2. Device type number is for reference only. The number varies with the manufacturer.
3. Special signal usage:

\_B Denotes - Active-Low Signal

<> or [] Denotes - Vectored Signals
4. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

### Preliminary - Subject to Change without Notice!

This board was designed for maximum flexibility in software development and demonstrates multiple functions possible with i.MX processors. Although best design practices have been applied, some areas may not be suitable for a mass-production design.

## Revision History

Rev. Code	Date	By	Description
A	2022-01-14	nxax22324	Initial version
B	2022-03-24	nxax22324	Update U410 VDD to 3.3V Update U309 to TMUX1574RSVR Change U204 Power supply to VCC_FT_3V3 Change U904 to 74AVC4T3144 due to PU/PD on BOOT MODE Change CODEC U1201 to WM8962B Update ENET PHY to RTL8211FDI-VD-CG Add U902 as the backup of U905 for the symmetric compatible part Change R513 PU to ETH1_DVDD3V3 Remove D1103 due to CANFD 5MHz speed require Low C Add U1309, R1331 for PDM CLK buffer and level translator Install R161, R162, DNP R169,R170,R173,R174,U107 due to U107 abnormal connected I3C BUS Add R1491,R1492 for RC_nSEL 3.3V Level DNP D1409, install D1408 to avoid system reboot failure which halt by Trace32 nRST Add U1411 as backup for U1402 Add R528, R630 as LED PWR SRC,DNP R507, R608
B1	2022-07-20	nxax22324	DNP R403, R323, chang to 1.8V PU due to USB ID power domain is 1.8V Add R182,R183,TP105 as USB TCPC shared interrupt to support level trigger mode Change R127 connected with HP_DET which used as audio jack detection Change R132 connected with AUD_nINT to maintain the SW compatible Add R1226, DNP R1203 as audio jack detection to GPIO IRQ path Add R1070, R1071 for GPIO28/29 I2C PU Add R956,R957 for M.2 compatible design Remove R134,C308, change BH205-BH208 to GND net Change J801 CSI I2C to USB_I2C_SDA/SCL Add U1004,D1011,D1012,R1072,R1073-R1085,C1021-C1024,BT1001,TP1015-TP1021 RTC module circuits Add R807 as backup usage, change R801,R803 to 22OHM Change L503,L504,L603,L604 to 0 OHM Add R958,R959 to use RTC_CLKO
B2	2023-01-30	nxax22324	DNP R1036,R1037,R1038 due to those GPIO may used as I2C on daughter card Install R181, DNP R131 to support CTP interrupt multi-touch
B3	2023-04-18	nxax22324	Install R1203 to keep WM8962B GPIO5 PU Change U701 to PESD3USB3S, U702 to PESD2USB3S due to MIPI DSI compliance test Change R1205, R1206, R1207, R1208 to 51 OHM to improve I2S signals
B4	2023-04-18	nxax22324	Update J302, J401, J1401 USB C connector to longe pin length (footprint compatible) to improve the reliabilty of soldering
B5	2023-08-23	nxax22324	Remove D1011, change D1012, R1083, TP1022,TP1023 circuits to support PCF2131 VBAT power charge function Add R435, D404, R360, D302, DNP R404, R407, R321,R324 for USB PWR detection backup DNP R960, Change R131 as EXP_PWREN,add U1005,U1006 circuits, DNP L1001, L1002 as i.MX91P compatible LCD design Change R1010 to 1K (DNP default) due to mid-voltage caused by LSM6DSOXTR internal PD Update D502, D503, D602, D603 due to ESD EOL

NXP

Microcontroller Product Group

6501 William Cannon Drive West

Austin, TX 78755-6590

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

ICAP Classification: CP: IUC: X PUBI:

Designer: NXP SE

Drawing Title: MCIMX93-BB <MCIMX93-EVK>

Drawn by: NXP SE

Page Title: Title and Rev History

Approved: <Approver>

Size C

Document Number SCH-51961 PDF: SPF-51961

Rev 05


Date: Monday, September 04, 2023

Sheet 1 of 19


# BLOCK DIAGRAM

MCIMX93-EVK  
MCIMX93-SOM  
MCIMX93-BB

51960  
51943  
51961



CONNECTIVITY

		<b>Microcontroller Product Group</b> 6501 William Cannon Drive West Austin, TX 78755-5500	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification:		CP:	IUC: X PUBL:
Designer: NXP SE	Drawing Title: <b>MCIMX93-BB &lt;MCIMX93-EVK&gt;</b>		
Drawn by: NXP SE	Page Title: <b>Block Diagram</b>		
Approved: <Approver>	Size C	Document Number SCH-51961 PDF: SPF-51961	Rev 05
Date:	Monday, September 04, 2023	Sheet	2 of 19

# i.MX93 EVK PWR TREE

When PER\_12V is required, VBUS\_IN must be at least 12V!!!

USB C SNK PD

VBUS\_IN  
12-20V

DCDC BUCK  
MPS MP8759GD

VSYS  
5V/3A

DCDC\_5V  
5V/5A

DCDC BUCK  
MPS MP2147

VEXT\_3V3  
3.3V/4A

Load SW  
MOSFET

VDD\_5V  
5V/3A

DCDC BUCK  
MPS MP2263GD

PER\_12V  
12V/3A

## PMIC: PCA9451A CFG

SEQ	REGULATOR	VOL (V)	MAX I (mA)
1	LDO1	1.8	10
-			
2	T1 BUCK1/3 DP	0.85	4000
3	T2 LDO4	0.8	200
4			
5	T4 BUCK5	1.8	2000
6	T5 BUCK6	1.1	1500
7	T6 BUCK2	0.6	2000
8	T7 BUCK4	3.3	3000
8	T7 Load Switch	-	400
9	T8 LDO5	1.8/3.3	150
-			
12	POR_B	--	--

## SoC: i.MX93

ITEM	PWR RAIL	TYP VOL(V)	REQ I (mA)
1	NVCC_BB5M_1V8	1.8	2
PMIC_ON_REQ			
2	VDD_SOC	DVS	Ref to DS
3	VDD_ANA_0P8	0.8	186
4	RFU: VDD_ANA_1P8 (250mA)	1.8	250
4	VDD_ANA_1P8/NVCC_WAKEUP	1.8	389
5	VDD2_DDR/LPD4 VDDQ	1.1	676
6	VDDQ_DDR (0.6V for LPD4x)	0.6	360
7	NVCC_GPIO/VDD_USB_3P3	3.3	SYS
7	SD_CARD	3.3	
8	NVCC_SD2	1.8/3.3	
-			
POR_B			

LPDDR4/X  
VDD1 <1.8V>  
VDD2 <1.1V>  
VDDQ <0.6V/1.1V>

eMMC  
VCCQ <1.8V>  
VCC <3.3V>

MicroSD  
VCC <3.3V>

Audio CODEC  
AVDD/DVDD <3.3V>  
SPKVDD <5V>

ETHERNET  
DVDD\_REG <1.8V>  
AVDD/DVDD <3.3V>

USB C DRP/ A HOST  
VBUS <5V>


M.2 KEY-E  
3.3V

MIPI DSI / LVDS  
3.3V  
5V  
12V

MIPI CSI  
3.3V

RPi  
3.3V  
5V

PDM/MQS/CAN  
3.3V  
5V



		<b>Microcontroller Product Group</b>			
5801 William Cannon Drive West Austin, TX 78735-8998					
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.					
ICAP Classification: CP: NUC: X PUR:					
Designer: NXP SE	Drawing Title: <b>MCIMX93-BB &lt;MCIMX93-EVK&gt;</b>				
Drawn by: NXP SE	Page Title: <b>Power Tree</b>				
Approved: <Approver>	Size: Custom	Document Number: SCH-51961 PDF: SPF-51961	Rev: B5		
Date: Monday, September 04, 2023		Sheet: 3 of 19			

# i.MX93 I/O




# INTERRUPT  
# GPIO  
# FUNC

<B2B CN for CPU SOM>


## RECEPTACLE




## RECEPTACLE




## RECEPTACLE



## I2C IO EXP



## SHARED PIN w/ EXP





**NXP** Microcontroller Product Group  
6501 William Cannon Drive West  
Austin, TX 78755-5500

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

Designer: NXP SE	Drawing Title: <b>MCIMX93-BB &lt;MCIMX93-EVK&gt;</b>
Drawn by: NXP SE	Page Title: <b>SOM BB</b>
Approved: <Approver>	Size C Document Number SCH-51961 PDF: SPF-51961
Date: Monday, September 04, 2023	Sheet 4 of 19


# SYSTEM POWER

When PER 12V is required, VBUS\_IN must be at least 12V!!!  
Main PWR (5-20V-->5V)



## ONLY FOR Base Board Power Measurement


Remove if not required!!!



## SOM SCREW




## BB SCREW



## GND Testpoints



		<b>Microcontroller Product Group</b> 6501 William Cannon Drive West Austin, TX 78755-5500	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer: NXP SE		ICAP Classification: CP	
Drawn by: NXP SE		IUC: A PUBL	
Drawing Title: <b>MCIMX93-BB &lt;MCIMX93-EVK&gt;</b>			
Page Title: <b>SYS PWR</b>			
Approved: <Approver>	Size C	Document Number SCH-51961 PDF: SPF-51961	Rev B5
Date	Monday, September 04, 2023	Sheet	5 of 19




P403 VBUS DET



USB TYPE-C PD  
USB 2.0/3.0

## #RFU,NO USB3.0 ON i.MX93

		<b>Microcontroller Product Group</b> 6501 William Cannon Drive West Austin, TX 78735-6598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer: NXP-SE		Drawing Title: <b>MCIMX93-BB &lt;MCIMX93-EVK&gt;</b>	
Drawn by: NXP-SE		Page Title: <b>USB C/H</b>	
Approved <signature>		Size C	Document Number SCH-51061 PDF: SPF-51061
Date: Monday, September 18, 2023		Sheet 7 of 10	Rev B5



# RGMII 10/100/1000Mbps Ethernet

This schematic diagram illustrates the RGMII 10/100/1000Mbps Ethernet interface for the MCIMX93-BB. It details the connection of the Ethernet controller (U501) to the external PHY (J501) and the necessary power and signal conditioning components.

**Power and Grounding:**

- VDD\_1V8:** Connected to ENET1\_MDIO and ENET1\_MDC. A 1.5K resistor (R501) is used for termination.
- VDD\_3V3:** Connected to ENET1\_RST and ENET1\_NINT. A 120 OHM resistor (L501) is used for termination.
- ETH1\_VDDIO:** Ethernet I/O Voltage, default = 1.8 V Internal.
- ETH1\_VDD1V0:** Connected to the PHY's VDD1V0 pin. A 10K resistor (R529) is used for termination.
- ETH1\_VDD1V0:** Connected to the PHY's VDD1V0 pin. A 10K resistor (R530) is used for termination.

**Signal Conditioning:**

- ETH1\_CT:** Connected to the PHY's CT pin. A 222uF capacitor (C502) is used for decoupling.
- ETH1\_LED0/CFGLD00:** Connected to the PHY's LED0 pin. A 10K resistor (R504) is used for termination.
- ETH1\_LED1/CFGLD01:** Connected to the PHY's LED1 pin. A 10K resistor (R504) is used for termination.
- ETH1\_LED2/CFGLD01:** Connected to the PHY's LED2 pin. A 10K resistor (R504) is used for termination.

**PHY Configuration:**

**Power-on Strapping Pins CFG**

RGMII Power Source	CFG_EXT	CFG_LDO[1:0]
External 3.3V	1	00
External 2.5V	1	01
External 1.8V	1	10
External 1.5V	1	11
Internal 2.5V	0	01
Internal 1.8V(Default)	0	10
Internal 1.5V	0	11

**PHY Address**

PHY Address	PHYAD[2:0]
1	001
2	010

**ESD protection:**


The diagram shows ESD protection diodes (PUSB3FR4) connected to the PHY's TRX0\_P, TRX0\_N, TRX1\_P, TRX1\_N, TRX2\_P, and TRX2\_N pins. The diodes are connected to ground (GND).

**EMI Filter Reserved:**

The diagram shows a reserved area for an EMI filter, indicated by a dashed box labeled "EMI Filter Reserved".

**Design and Revision:**

Design: NXP SE  
Drawing Title: MCIMX93-BB <MCIMX93-EVK>  
Page Title: ENET1  
Approved: <Approval>  
Size: C  
Document Number: SCH-51961 PDF: SPF-51961  
Date: Monday, September 04, 2023  
Sheet: 8 of 19



# RGMII 10/100/1000Mbps Ethernet

This schematic diagram illustrates the RGMII 10/100/1000Mbps Ethernet interface for the MCIMX93-BB. It details the connection of the Ethernet controller (U501) to the external PHY (U502) and the necessary power and signal conditioning components.

**Power and Grounding:**

- VDD\_1V8:** Connected to ENET1\_MDIO and ENET1\_MDC. A 1.5K resistor (R501) is used for termination.
- VDD\_3V3:** Connected to ENET1\_RST and ENET1\_NINT. A 120 OHM resistor (L501) is used for termination.
- ETH1\_VDDIO:** Connected to the PHY's VDDIO pin. A 1.8V internal regulator (Y501) is used.
- ETH1\_VDD1V0:** Connected to the PHY's VDD1V0 pin. A 1.8V internal regulator (Y501) is used.
- ETH1\_DVDD3V3:** Connected to the PHY's DVDD3V3 pin. A 1.8V internal regulator (Y501) is used.

**Signal Conditioning:**

- Termination:** 120 OHM resistors (L501, L502) are used for signal termination on the MDIO and MDC lines.
- Impedance Matching:** 100 OHM resistors (Z100) are used for impedance matching on the TX and RX lines.
- ESD Protection:** ESD protection diodes (PUSB3FR4) are used to protect the TX and RX pins from electrostatic discharge.

**PHY Configuration:**

**RGMII Power Source**

RGMII Power Source	CFG_EXT	CFG_LDO[1:0]
External 3.3V	1	00
External 2.5V	1	01
External 1.8V	1	10
External 1.5V	1	11
Internal 2.5V	0	01
Internal 1.8V(Default)	0	10
Internal 1.5V	0	11

**PHY Address**

PHY Address	PHYAD[2:0]
1	001
2	010

**ESD protection**

The diagram shows the ESD protection circuitry for the TX and RX pins. The TX pins are connected to the TX0\_P, TX0\_N, TX1\_P, TX1\_N, TX2\_P, TX2\_N, TX3\_P, and TX3\_N pins. The RX pins are connected to the RX0\_P, RX0\_N, RX1\_P, RX1\_N, RX2\_P, RX2\_N, RX3\_P, and RX3\_N pins. The ESD protection diodes are connected to the TX and RX pins and to ground.

**EMI Filter Reserved**

The diagram shows the EMI filter reserved area, which is used for EMI filtering components.


**Microcontroller Product Group**

6501 William Cannon Drive West  
Austin, TX 78755-5500

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

ICAP Classification: CP: IUO: A: PUBI:

Designer: NXP SE  
Drawing Title: MCIMX93-BB <MCIMX93-EVK>  
Drawn by: NXP SE  
Page Title: ENET1  
Approved: <Approval>  
Size C  
Document Number: SCH-51961 PDF: SPF-51961  
Rev B5  
Date: Monday, September 04, 2023  
Sheet 8 of 19



# RGMII 10/100/1000Mbps Ethernet

This schematic diagram illustrates the RGMII 10/100/1000Mbps Ethernet interface for the MCIMX93-BB. It details the connection of the Ethernet controller (U501) to the external PHY (U502) and the necessary power and signal conditioning components.

**Power and Grounding:**

- VDD\_1V8:** Connected to ENET1\_MDIO and ENET1\_MDC. A 1.5K resistor (R501) is used for termination.
- VDD\_3V3:** Connected to ENET1\_RST and ENET1\_NINT. A 120 OHM resistor (L501) is used for termination.
- ETH1\_VDDIO:** Connected to the PHY's VDDIO pin. A 1.8V internal regulator (R509) is used.
- ETH1\_VDD1V0:** Connected to the PHY's VDD1V0 pin. A 1.8V internal regulator (R509) is used.
- ETH1\_DVDD3V3:** Connected to the PHY's DVDD3V3 pin. A 1.8V internal regulator (R509) is used.

**Signal Conditioning:**

- Termination:** 120 OHM resistors (L501) are used for ENET1\_RST and ENET1\_NINT.
- Impedance Matching:** 2.49K resistors (R508) are used for the ETH1\_CT pin.
- ESD Protection:** ESD protection diodes (PUSB3FR4) are used for the ETH1\_TRX0\_P, ETH1\_TRX0\_N, ETH1\_TRX1\_P, ETH1\_TRX1\_N, ETH1\_TRX2\_P, ETH1\_TRX2\_N, ETH1\_TRX3\_P, and ETH1\_TRX3\_N pins.

**PHY Configuration:**

**RGMII Power Source**

RGMII Power Source	CFG_EXT	CFG_LDO[1:0]
External 3.3V	1	00
External 2.5V	1	01
External 1.8V	1	10
External 1.5V	1	11
Internal 2.5V	0	01
Internal 1.8V(Default)	0	10
Internal 1.5V	0	11

**PHY Address**

PHY Address	PHYAD[2:0]
1	001
2	010

**ESD protection**

ETH1\_TRX2\_P 10 ETH1\_TRX2\_P  
ETH1\_TRX2\_N 9 ETH1\_TRX2\_N  
GND 8  
ETH1\_TRX3\_P 7  
ETH1\_TRX3\_N 6 ETH1\_TRX3\_N  
GND 5

ETH1\_TRX0\_P 10 ETH1\_TRX0\_P  
ETH1\_TRX0\_N 9 ETH1\_TRX0\_N  
GND 8  
ETH1\_TRX1\_P 7  
ETH1\_TRX1\_N 6 ETH1\_TRX1\_N  
GND 5

**Power-on Strapping Pins CFG**

**ETH1\_DVDD3V3**

**ETH1\_VDDIO**



**EMI Filter Reserved**

**Microcontroller Product Group**  
6501 William Cannon Drive West  
Austin, TX 78755-5500

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.



ICAP Classification: CP: IUO: A: PUBI:

Designer: NXP SE Drawing Title: MCIMX93-BB <MCIMX93-EVK>  
Drawn by: NXP SE Page Title: ENET1  
Approved: <Approval> Size C Document Number SCH-51961 PDF: SPF-51961 Rev B5  
Date: Monday, September 04, 2023 Sheet 8 of 19






## RGMII 10/100/1000Mbps Ethernet



## ESD protection






## Power-on Strapping Pins CFG

RGMII Power Source	CFG_EXT	CFG_LDO[1:0]
External 3.3V	1	00
External 2.5V	1	01
External 1.8V	1	10
External 1.5V	1	11
Internal 2.5V	0	01
Internal 1.8V(Default)	0	10
Internal 1.5V	0	11






  

PHY Address	PHYAD[2:0]
1	001
2	010




# LVDS/MIPI DSI

## CMF+ESD



## MIPI DSI

### miniSAS CN




## LVDS

### LVDS DATA FORMAT

### VESA

### JEITA



## LVDS LCD BLT

### Dimming CTRL

ITEM	INSTALL	DNP	NOTE
3.3V PWM Dimming	R1, R2	R4, R3, C1	PWM frequency according SPEC
5.0V PWM Dimming	R4, R2	R1, R3, C1	PWM frequency according SPEC
3.3V Analog Dimming	R1, R3, C1	R4, R3, C1	0<Vadj<3.3V
5.0V Analog Dimming	R4, R3, C1	R1, R2	0<Vadj<5.0V




### Microcontroller Product Group

6501 William Cannon Drive West  
Austin, TX 78755-5500


This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

ICAP Classification: CP					IUD: A		PUB:	
Designer: NXP SE		Drawing Title: <b>MCIMX93-BB &lt;MCIMX93-EVK&gt;</b>						
Drawn by: NXP SE		Page Title: <b>MIPI/LVDS</b>						
Approved: <Approver>		Size C	Document Number SCH-51961 PDF: SPF-51961				Rev B5	
Date:		Monday, September 04, 2023			Sheet 10 of 19			


## Camera MIPI CSI



# EXP CAM 15/22P



## M.2 KEY-E




Key ID	Pin	Interface	Key Definition
A	8-15	2x PCIe x1 / USB 2.0 / I2C / DP x4	Display Port Based Connectivity
B	12-19	PCIe x2 / SATA / USB 2.0 / USB 3.1 Gen1 / HSIC / SSIC / Audio / UIM / I2C / SMBus	WWAN/SSD/Others Primary Key
C	16-23	PCIe/M-PCIe / USB 2.0 / USB 3.1 Gen1 / SSIC / I2C-SlimBUS / UIM / ANTCTL	WWAN Key
D	20-27	Reserved for Future Use (RFU)	RFU
E	24-31	2x PCIe x1 / USB 2.0 / I2C / SDIO / UART / PCM	SDIO Based Connectivity
F	28-35	Future Memory Interface (FMI)	Future Memory Interface
G	39-46	Not Used for M.2: for Custom/Non-Standard Apps	Generic (Not used for M.2)
H	43-50	Reserved for Future Use (RFU)	RFU
J	47-54	Reserved for Future Use (RFU)	RFU
K	51-58	Reserved for Future Use (RFU)	RFU
L	55-62	Reserved for Future Use (RFU)	RFU
M	59-66	PCIe x4 / SATA / SMBus	SSD 4 Lane PCIe

## i.MX93 GPIO8-11


```
#GPIO_IO08    #SPI3_CS      #UART7_TXD
#GPIO_IO09    #SPI3_MISO   #UART7_RXD
#GPIO_IO10    #SPI3_MOSI   #UART7_CTS <I>
#GPIO_IO11    #SPI3_CLK    #UART7_RTS <O>
```


### IW61X GPIO12-15

```
#GPIO_IO15    #SPI_TXD      #UART2_SOUT
#GPIO_IO14    #SPI_RXD      #UART2_SIN
#GPIO_IO13    #SPI_FRM      #UART2_RTS <O
#GPIO_IO12    #SPI_CLK      #UART2_CTS </>
```


		<b>Microcontroller Product Group</b> 6501 William Cannon Drive West Austin, TX 78755-6598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification:		CP:	
IUC:		A-PUB:	
Designer: NXP SE	Drawing Title: <b>MCIMX93-BB &lt;MCIMX93-EVK&gt;</b>		
Drawn by: NXP SE	Page Title: <b>M.2 E-KEY</b>		
Approved: _____	Size:	Document Number:	Rev B5
_____	SCH-51061 PDF: SPF-51061		

### I3C SUPPORT







# CAN BUS

		<b>Microcontroller Product Group</b> 6501 William Cannon Drive West Austin, TX 78755-5500	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP: IUO: A PUBL:			
Designer: NXP SE	Drawing Title: <b>MCIMX93-BB &lt;MCIMX93-EVK&gt;</b>		
Drawn by: NXP SE	Page Title: <b>CAN BUS</b>		
Approved: <Approver>	Size C	Document Number SCH-51961 PDF: SPF-51961	Rev 05
Date: Monday, September 04, 2023		Sheet 14 of 19	







## BOOT MODE CFG



## MQS



**REMOVE THIS PAGE IF NOT USED!!!**



NOTE:

I2C DEV TABLE

BOARD	PART	DEVICE	I2C ADDR <7bit>	PORT	SPEED	VOL	DESCRIPTION
BB	U101	PCAL6524HEAZ	0x22 (0b'01000[10]x)	MX-I2C2 /I2C1	1MHz Fm+	3.3V	IO EXP for IRQ/OUTPUT
BB	U103	ADP5585ACPZ-00-R7	0x34 (0b'0110100x)	MX-I2C2 /I2C1	1MHz Fm+	3.3V	IO EXP for OUTPUT
BB	U301	PTN5110NHQZ	0x52 (0b'10100[10]x)	MX-I2C1 /I2C3/4	1MHz Fm+	3.3V	USB C PD PHY
BB	U307	PTN5110NHQZ	0x51 (0b'10100[01]x)	MX-I2C1 /I2C3/4	1MHz Fm+	3.3V	USB C PD PHY
BB	U401	PTN5110NHQZ	0x50 (0b'10100[00]x)	MX-I2C1 /I2C3/4	1MHz Fm+	3.3V	USB C PD PHY
BB	U402	NX20P3483UK	0x71 (0b'11100[01]x)	MX-I2C1 /I2C3/4	1MHz Fm+	3.3V	USB Load Switch
BB	U305	NX20P3483UK	0x73 (0b'11100[11]x)	MX-I2C1 /I2C3/4	1MHz Fm+	3.3V	USB Load Switch
BB	U1001	LSM6DSOXTR	0x6A (0b'11010[10]x)	MX-I2C1 /I2C3	I3C-12.5 Mbps/I2C-400KHz	3.3V	IMU (I3C support)
BB	U1201	WM8962BECSN/R	0x1A (0b'0011010x)	MX-I2C1 /I2C4	526KHz	3.3V	Audio CODEC
BB		AR0144	0x10 (0b'0010000x)	MX-I2C3	400KHz	3.3V	MIPI CSI Camera
BB				MX-I2C1 /I2C4	400KHz	3.3V	CTP/LCD <LVDS>
BB				MX-I2C1	400KHz	1.8V	CTP/LCD <MIPI DSI>
BB				MX-I2C1	400KHz	1.8V	M.2 / NGFF KEY-E
BB	U1409	PCA9655EMTTXG	0x21 (0b'0100001x)	FTDI-I2C	1MHz Fm+	3.3V	RDPM IO EXP
BB	U204	PAC1934T	0x16 (0b'0010110x)	FTDI-I2C	1MHz Fm+	3.3V	Base Board Power Monitor
BB	U1201	WM8960 (EVK REV A)	0x1A (0b'0011010x)	MX-I2C1 /I2C4	526KHz	3.3V	Audio CODEC
BB	U1004	PCF2131TF	0x53 (0b'1010011x)	MX-I2C3	400KHz	3.3V	Ext RTC
SOM	U701	PCA9451AHN	0x25 (0b'0100101x)	MX-I2C2	1MHz Fm+	3.3V	PMIC
SOM	U902	PAC1934T	0x11 (0b'0010001x)	FTDI-I2C	1MHz Fm+	3.3V	Power Monitor
SOM	U904	PAC1934T	0x12 (0b'0010010x)	FTDI-I2C	1MHz Fm+	3.3V	Power Monitor
SOM	U907	PAC1934T	0x13 (0b'0010011x)	FTDI-I2C	1MHz Fm+	3.3V	Power Monitor
SOM	U911	PAC1934T	0x14 (0b'0010100x)	FTDI-I2C	1MHz Fm+	3.3V	Power Monitor
SOM	U912	PAC1934T	0x15 (0b'0010101x)	FTDI-I2C	1MHz Fm+	3.3V	Power Monitor
SOM	U909	ADP5585ACPZ-00-R7	0x34 (0b'0110100x)	FTDI-I2C	1MHz Fm+	3.3V	Power Monitor
SOM	U913	PCT2075	0x48 (0b'1001000x)	FTDI-I2C	1MHz Fm+	3.3V	Power Monitor

Camera: AR1335 0x36 (0b'0110110x)

Camera: AR0144 0x10 (0b'0010000x)

Ext ISP: AP1302 0x3C (0b'0111100x)

IO EXP: ADP5585ACPZ-01-R7 0x34 (0b'0110100x)

DSI->HDMI: ADV7535 0x3D (0b'0111101x)

IO EXP: PCAL6408AEX1Z 0x20 (0b'0100000x)

IOPAD	Alt0	Alt1	Alt2	Alt3	Alt4	Alt5	Alt6	Alt7	DEF MUX	PS	PE	IS	IO
RTC_XTALI RTC_XTALO PMC_STBY_REQ PMC_ON_REQ ONOFF POR_B TAMPER0 TAMPER1	bbmmix.RTC  bbmmix.PMC_STBY_REQ bbmmix.PMC_ON_REQ bbmmix.ONOFF bbmmix.POR_B bbmmix.TAMPER0 bbmmix.TAMPER1								bbmmix.RTC  cmcsrgpmix.PMC_STBY_REQ bbmmix.PMC_ON_REQ bbmmix.ONOFF bbmmix.POR_B bbmmix.TAMPER0 bbmmix.TAMPER1				
GPIO_I000 GPIO_I001 GPIO_I002 GPIO_I003 GPIO_I004 GPIO_I005 GPIO_I006 GPIO_I007 GPIO_I008 GPIO_I009 GPIO_I010 GPIO_I011 GPIO_I012 GPIO_I013 GPIO_I014 GPIO_I015 GPIO_I016 GPIO_I017 GPIO_I018 GPIO_I019 GPIO_I020 GPIO_I021 GPIO_I022 GPIO_I023 GPIO_I024 GPIO_I025 GPIO_I026 GPIO_I027 GPIO_I028 GPIO_I029 CCM_CLKO1 CCM_CLKO2 CCM_CLKO3 CCM_CLKO4 DAP_TD1 DAP_TMS_SWIDIO dap.TCLK_SWCLK dap.TDO_TRACESWO ENET1_MDIO ENET1_MDIO ENET1_T03 ENET1_T02 ENET1_T01 ENET1_T00 ENET1_TX_CTL ENET1_TXC ENET1_RX_CTL ENET1_RXC ENET1_RXD ENET1_RD1 ENET1_RD2 ENET1_RD0 ENET2_MDIO ENET2_MDIO ENET2_T03 ENET2_T02 ENET2_T01 ENET2_T00 ENET2_TX_CTL ENET2_TXC ENET2_RX_CTL ENET2_RXC ENET2_RXD ENET2_RD1 ENET2_RD2 ENET2_RD0 ENET2_RD3 SD1_CLK SD1_CMD SD1_DATA0 SD1_DATA1 SD1_DATA2 SD1_DATA3 SD1_DATA4 SD1_DATA5 SD1_DATA6 SD1_DATA7 SD1_STROBE SD1_VSELECT SD3_CLK SD3_CMD SD3_DATA0 SD3_DATA1 SD3_DATA2 SD3_DATA3 SD2_CD_B SD2_CMD SD2_DATA0 SD2_DATA1 SD2_DATA2 SD2_DATA3 SD2_RESET_B I2C1_SCL I2C1_SDA I2C2_SCL I2C2_SDA UART1_RXD UART1_TX UART2_RXD UART2_TX PDM_BIT_STREAM0 PDM_BIT_STREAM1 SA1_TXFS SA1_TXC SA1_TXD SA1_RXD0 WDG0G_ANY CLKIN1 CLKIN2 XTALI_24M XTALO_24M ADC_IN0 ADC_IN1 ADC_IN2 ADC_IN3	gpio2.I000 gpio2.I001 gpio2.I002 gpio2.I003 gpio2.I004 gpio2.I005 gpio2.I006 gpio2.I007 gpio2.I008 gpio2.I009 gpio2.I010 gpio2.I011 gpio2.I012 gpio2.I013 gpio2.I014 gpio2.I015 gpio2.I016 gpio2.I017 gpio2.I018 gpio2.I019 gpio2.I020 gpio2.I021 gpio2.I022 gpio2.I023 gpio2.I024 gpio2.I025 gpio2.I026 gpio2.I027 gpio2.I028 gpio2.I029 cmcsrgcpcmix.CLK01 cmcsrgcpcmix.CLK02 cmcsrgcpcmix.CLK03 cmcsrgcpcmix.CLK04 dap.TD1 dap.TMS_SWIDIO dap.TCLK_SWCLK dap.TDO_TRACESWO enet.qos.MDC enet.qos.MDC enet.qos.RGMII_T03 enet.qos.RGMII_T02 enet.qos.RGMII_T01 enet.qos.RGMII_T00 enet.qos.RGMII_TX_CTL enet.qos.RGMII_TXC enet.qos.RGMII_RX_CTL enet.qos.RGMII_RXC enet.qos.RGMII_RXD enet.qos.RGMII_RD1 enet.qos.RGMII_RD2 enet.qos.RGMII_RD0 enet2.MDC enet2.MDIO enet2.RGMII_T03 enet2.RGMII_T02 enet2.RGMII_T01 enet2.RGMII_T00 enet2.RGMII_TX_CTL enet2.RGMII_TXC enet2.RGMII_RX_CTL enet2.RGMII_RXC enet2.RGMII_RXD enet2.RGMII_RD1 enet2.RGMII_RD2 enet2.RGMII_RD0 enet2.RGMII_RD3 usdhc1.CLK usdhc1.CMD usdhc1.DATA0 usdhc1.DATA1 usdhc1.DATA2 usdhc1.DATA3 usdhc1.DATA4 usdhc1.DATA5 usdhc1.DATA6 usdhc1.DATA7 usdhc1.STROBE usdhc2.VSELECT usdhc3.CLK usdhc3.CMD usdhc3.DATA0 usdhc3.DATA1 usdhc3.DATA2 usdhc3.DATA3 enet.qos.1588.EVENT0_IN enet.qos.1588.EVENT0_OUT enet2.1588.EVENT0_IN enet2.1588.EVENT0_OUT enet2.1588.EVENT1_IN enet2.1588.EVENT1_OUT lpm2.AL1T1 lpm2.AL1T2 I2C1_SCL I2C1_SDA I2C2_SCL I2C2_SDA uart1.RX uart1.TX uart1.RX uart1.CTS_B uart1.RTS_B pdm.CLK pdm.BIT_STREAM[0] pdm.BIT_STREAM[1] sa1.TX_SYNC sa1.TX_BCLK sa1.TX_DATA[0] sa1.RX_DATA[0] wdog1.WDOG_ANY anmix.CLKIN1 anmix.CLKIN2 anmix.xtal_24M anmix.xtal_24M anmix.adc_in0 anmix.adc_in1 anmix.adc_in2 anmix.adc_in3	2c2.SDA 2c2.SCL 2c4.SDA 2c4.SCL lpm3.CH0 lpm4.CH0 lpm5.CH0 lpm5.CH0 spi3.PCS1 spi3.PCS0 spi3.SIN spi3.SIN spi3.SOUT gpio2.I012 spi3.SCK lpm3.CH2 lpm4.CH2 uart1.TX uart3.RX sa13.TX_BCLK sa13.MCLK sa13.RX_BCLK sa13.RX_SYNC sa13.RX_DATA[0] sa13.TX_DATA[0] usdhc3.CLK usdhc3.CMD usdhc3.CH0 usdhc3.CH2 usdhc3.CH4 usdhc3.CH6 usdhc3.CH8 usdhc3.CH10 usdhc3.CH12 usdhc3.CH14 usdhc3.CH16 usdhc3.CH18 usdhc3.CH20 usdhc3.CH22 usdhc3.CH24 usdhc3.CH26 usdhc3.CH28 usdhc3.CH30 usdhc3.CH32 cmcsrgcpcmix.CLK01 cmcsrgcpcmix.CLK02 cmcsrgcpcmix.CLK03 cmcsrgcpcmix.CLK04 dap.TD1 dap.TMS_SWIDIO dap.TCLK_SWCLK dap.TDO_TRACESWO enet.qos.MDC enet.qos.MDC enet.qos.RGMII_T03 enet.qos.RGMII_T02 enet.qos.RGMII_T01 enet.qos.RGMII_T00 enet.qos.RGMII_TX_CTL enet.qos.RGMII_TXC enet.qos.RGMII_RX_CTL enet.qos.RGMII_RXC enet.qos.RGMII_RXD enet.qos.RGMII_RD1 enet.qos.RGMII_RD2 enet.qos.RGMII_RD0 enet2.MDC enet2.MDIO enet2.RGMII_T03 enet2.RGMII_T02 enet2.RGMII_T01 enet2.RGMII_T00 enet2.RGMII_TX_CTL enet2.RGMII_TXC enet2.RGMII_RX_CTL enet2.RGMII_RXC enet2.RGMII_RXD enet2.RGMII_RD1 enet2.RGMII_RD2 enet2.RGMII_RD0 enet2.RGMII_RD3 usdhc1.CLK usdhc1.CMD usdhc1.DATA0 usdhc1.DATA1 usdhc1.DATA2 usdhc1.DATA3 usdhc1.DATA4 usdhc1.DATA5 usdhc1.DATA6 usdhc1.DATA7 usdhc1.STROBE usdhc2.VSELECT usdhc3.CLK usdhc3.CMD usdhc3.DATA0 usdhc3.DATA1 usdhc3.DATA2 usdhc3.DATA3 enet.qos.1588.EVENT0_IN enet.qos.1588.EVENT0_OUT enet2.1588.EVENT0_IN enet2.1588.EVENT0_OUT enet2.1588.EVENT1_IN enet2.1588.EVENT1_OUT lpm2.AL1T1 lpm2.AL1T2 I2C1_SCL I2C1_SDA I2C2_SCL I2C2_SDA uart1.RX uart1.TX uart1.RX uart1.CTS_B uart1.RTS_B pdm.CLK pdm.BIT_STREAM[0] pdm.BIT_STREAM[1] sa1.TX_SYNC sa1.TX_BCLK sa1.TX_DATA[0] sa1.RX_DATA[0] wdog1.WDOG_ANY anmix.CLKIN1 anmix.CLKIN2 anmix.xtal_24M anmix.xtal_24M anmix.adc_in0 anmix.adc_in1 anmix.adc_in2 anmix.adc_in3	lpi.CLK lpi.D0 lpi.FRAME_VALID lpi.LINE_VALID pdm.CLK pdm.BIT_STREAM[0] pdm.BIT_STREAM[1] lpi.D1 lpi.D2 lpi.D3 lpi.D4 lpi.D5 pdm.BIT_STREAM[2] pdm.BIT_STREAM[3] lpi.D6 lpi.D7 lpi.D8 lpi.D9 lpi.D10 lpi.D11 lpi.D12 lpi.D13 lpi.D14 lpi.D15 lpi.D16 lpi.D17 lpi.D18 lpi.D19 lpi.D20 lpi.D21 lpi.D22 lpi.D23 can2.TX pdm.BIT_STREAM[1] can2.RX cmcsrgcpcmix.CLK01 cmcsrgcpcmix.CLK02 cmcsrgcpcmix.CLK03 cmcsrgcpcmix.CLK04 dap.TD1 dap.TMS_SWIDIO dap.TCLK_SWCLK dap.TDO_TRACESWO enet.qos.MDC enet.qos.MDC enet.qos.RGMII_T03 enet.qos.RGMII_T02 enet.qos.RGMII_T01 enet.qos.RGMII_T00 enet.qos.RGMII_TX_CTL enet.qos.RGMII_TXC enet.qos.RGMII_RX_CTL enet.qos.RGMII_RXC enet.qos.RGMII_RXD enet.qos.RGMII_RD1 enet.qos.RGMII_RD2 enet.qos.RGMII_RD0 enet2.MDC enet2.MDIO enet2.RGMII_T03 enet2.RGMII_T02 enet2.RGMII_T01 enet2.RGMII_T00 enet2.RGMII_TX_CTL enet2.RGMII_TXC enet2.RGMII_RX_CTL enet2.RGMII_RXC enet2.RGMII_RXD enet2.RGMII_RD1 enet2.RGMII_RD2 enet2.RGMII_RD0 enet2.RGMII_RD3 usdhc1.CLK usdhc1.CMD usdhc1.DATA0 usdhc1.DATA1 usdhc1.DATA2 usdhc1.DATA3 usdhc1.DATA4 usdhc1.DATA5 usdhc1.DATA6 usdhc1.DATA7 usdhc1.STROBE usdhc2.VSELECT usdhc3.CLK usdhc3.CMD usdhc3.DATA0 usdhc3.DATA1 usdhc3.DATA2 usdhc3.DATA3 enet.qos.1588.EVENT0_IN enet.qos.1588.EVENT0_OUT enet2.1588.EVENT0_IN enet2.1588.EVENT0_OUT enet2.1588.EVENT1_IN enet2.1588.EVENT1_OUT lpm2.AL1T1 lpm										