

# MCIMX93-SOM

(MCIMX93-EVK: SOM+BB)

## Table of Content

|         |               |
|---------|---------------|
| Page 1  | Cover         |
| Page 2  | Block Diagram |
| Page 3  | PWR TREE      |
| Page 4  | CPU PWR       |
| Page 5  | LPDDR4/X      |
| Page 6  | CPU IO/PHY    |
| Page 7  | CPU MISC      |
| Page 8  | eMMC          |
| Page 9  | BOOT CFG      |
| Page 10 | PMIC          |
| Page 11 | SOM I/F       |
| Page 12 | PWR MEAS      |
| Page 13 | NOTE          |
| Page 14 | IOMUX         |

|             |       |
|-------------|-------|
| MCIMX93-EVK | 51960 |
| MCIMX93-SOM | 51943 |
| MCIMX93-BB  | 51961 |


1. Interrupted lines coded with the same letter or letter combinations are electrically connected.
2. Device type number is for reference only. The number varies with the manufacturer.
3. Special signal usage:  
\_B Denotes - Active-Low Signal  
<> or [] Denotes - Vectored Signals
4. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

Preliminary - Subject to Change without Notice!

This board was designed for maximum flexibility in software development and demonstrates multiple functions possible with i.MX processors. Although best design practices have been applied, some areas may not be suitable for a mass-production design.


## Revision History


| Rev. Code | Date       | By       | Description  |
|-----------|------------|----------|--|
| A         | 2022-01-14 | nxa22324 | Initial version  |
| A1        | 2022-03-24 | nxa22324 | Update the i.MX93 BOOT MODE table and I2C DEV table  |
| B         | 2022-08-08 | nxa22324 | Change U901 to DML3006, U903, U906, U908, U910 to TPS22990 due to NCP45541 out of stock<br>Change R908 to 1K OHM; Remove R925, R940, R954, R986<br>Change R1036, R1037, R975, R976, R977 to PULL-UP<br>Change U901, U903, U906, U908, U910 enable signals to FSC_CTRL_H1-5 |
| B1        | 2023-01-30 | nxa22324 | Update U701 PMIC symbol<br>Change VDD_SOC_0V8 to VDD_SOC_0V85  |
| B2        | 2023-04-11 | nxa22324 | Update U101 symbol for USB ID power domain<br>Change VDD_SOC sample resistor R932 to 5mΩ to reduce power drop<br>Change ADC power rail with more CAP+FB, install C720, change L102 to 1K OHM FB<br>Add R211 to support LPDDR4/X w/ 2CS                                     |
|           | 2024-02-26 | nxa22324 | Update C102 to 1uF to improve voltage ripple<br>Add note for VFBGA100 LPDDR4/X reset compatible design<br>Update U201 from MT53E1G16D1FW-046 AAT:A to MT53E1G16D1ZW-046 AAT:C due to EOL   |

|  |  |  |           |
|--|--|--|-----------|
|   |  | Microcontroller Product Group<br>6501 William Cannon Drive West<br>Austin, TX 78755-5500 |           |
| This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors. |  |  |           |
| ICAP Classification: CP: IUC: X PUBL:  |  |  |           |
| Designer:<br>NXP SE  | Drawing Title:<br><b>MCIMX93-SOM &lt;MCIMX93-EVK&gt;</b> |  |           |
| Drawn by:<br>NXP SE  | Page Title:<br><b>Title and Rev History</b>              |  |           |
| Approved:<br><Approver>  | Size<br>C  | Document Number<br>SCH-51943 PDF: SPF-51943  | Rev<br>02 |
| Date: Monday, March 18, 2024   |  | Sheet 1 of 14  |           |

# BLOCK DIAGRAM

MCIMX93-EVK 51960  
MCIMX93-SOM 51943  
MCIMX93-BB 51961



|  |  |   |             |
|--|--|---|-------------|
|   |  | <b>Microcontroller Product Group</b><br>6501 William Cannon Drive West<br>Austin, TX 78755-5500 |             |
| This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors. |  |   |             |
| ICAP Classification:   |  | CP:   | IUC: X PUBL |
| Designer:<br>NXP SE  | Drawing Title:<br><b>MCIMX93-SOM &lt;MCIMX93-EVK&gt;</b> |   |             |
| Drawn by:<br>NXP SE  | Page Title:<br><b>Block Diagram</b>                      |   |             |
| Approved:<br><Approver>  | Size C   | Document Number<br>SCH-51943 PDF: SPF-51943   | Rev<br>02   |
| Date: Monday, March 18, 2024   |  | Sheet 2 of 14   |             |

# i.MX93 EVK PWR TREE

When PER\_12V is required, VBUS\_IN must be at least 12V!!!

USB C SNK PD



VBUS\_IN  
12-20V

DCDC BUCK  
MPS MP8759GD

VSYS  
5V/3A

DCDC\_5V  
5V/5A

DCDC BUCK  
MPS MP2147

VEXT\_3V3  
3.3V/4A

Load SW  
MOSFET

VDD\_5V  
5V/3A

DCDC BUCK  
MPS MP2263GD

PER\_12V  
12V/3A

## PMIC: PCA9451A CFG

| SEQ | REGULATOR      | VOL (V) | MAX I (mA) |
|-----|----------------|---------|------------|
| 1   | LDO1           | 1.8     | 10         |
| -   |                |         |            |
| 2   | T1 BUCK1/3 DP  | 0.85    | 4000       |
| 3   | T2 LDO4        | 0.8     | 200        |
| 4   |                |         |            |
| 5   | T4 BUCK5       | 1.8     | 2000       |
| 6   | T5 BUCK6       | 1.1     | 1500       |
| 7   | T6 BUCK2       | 0.6     | 2000       |
| 8   | T7 BUCK4       | 3.3     | 3000       |
| 8   | T7 Load Switch | -       | 400        |
| 9   | T8 LDO5        | 1.8/3.3 | 150        |
| -   |                |         |            |
| 12  | POR_B          | --      | --         |

## SoC: i.MX93

| ITEM        | PWR RAIL                  | TYP VOL(V) | REQ I (mA) |
|-------------|---------------------------|------------|------------|
| 1           | NVCC_BBSM_1V8             | 1.8        | 2          |
| PMIC_ON_REQ |                           |            |            |
| 2           | VDD_SOC                   | DVS        | Ref to DS  |
| 3           | VDD_ANA_0P8               | 0.8        | 186        |
| 4           |                           |            |            |
| 4           | VDD_ANA_1P8/NVCC_WAKEUP   | 1.8        | 389        |
| 5           | VDD2_DDR/LPD4 VDDQ        | 1.1        | 676        |
| 6           | VDDQ_DDR (0.6V for LPD4x) | 0.6        | 360        |
| 7           | NVCC_GPIO/VDD_USB_3P3     | 3.3        | 30/2870    |
| 7           | SD_CARD                   | 3.3        |            |
| 8           | NVCC_SD2                  | 1.8/3.3    |            |
| -           |                           |            |            |
| POR_B       |                           |            |            |

LPDDR4/X  
VDD1 <1.8V>  
VDD2 <1.1V>  
VDDQ <0.6V/1.1V>

eMMC  
VCCQ <1.8V>  
VCC <3.3V>

MicroSD  
VCC <3.3V>

Audio CODEC  
AVDD/DVDD <3.3V>  
SPKVDD <5V>

ETHERNET  
DVDD\_REG <1.8V>  
AVDD/DVDD <3.3V>

USB C DRP/ A HOST  
VBUS <5V>

M.2 KEY-E  
3.3V

MIPI DSI / LVDS  
3.3V  
5V  
12V

MIPI CSI  
3.3V


RPi  
3.3V  
5V

PDM/MQS/CAN  
3.3V  
5V

|  |             |   |  |
|--|-------------|---|--|
|   |             | <b>Microcontroller Product Group</b><br>5801 William Cannon Drive West<br>Austin, TX 78735-8998 |  |
| This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors. |             |   |  |
| Designer:<br>NXP SE  |             | Drawing Title:<br><b>MCIMX93-SOM &lt;MCIMX93-EVK&gt;</b>  |  |
| Drawn by:<br>NXP SE  |             | Page Title:<br><b>Power Tree</b>  |  |
| Approved:<br>Approver  |             | Document Number:<br>SCH-51943 PDF: SPF-51943  |  |
| Date:<br>Monday, March 18, 2024  | Sheet:<br>3 | of 14   |  |
| Rev:<br>B2   |             |   |  |


# i.MX93 PWR

# Short all the gray highlight RES while no PWR MEAS required







## NOTE:

All the CAPs in this page need to be put on the bottom of BGA, and close the PINs as short as possible.

|  |  |   |              |
|--|--|---|--------------|
|   |  | <b>Microcontroller Product Group</b><br>6501 William Cannon Drive West<br>Austin, TX 78755-5500 |              |
| This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors. |  |   |              |
| ICAP Classification:   |  | CP:   | IUD: X PUBL: |
| Designer:<br>NXP SE  | Drawing Title:<br><b>MCIMX93-SOM &lt;MCIMX93-EVK&gt;</b> |   |              |
| Drawn by:<br>NXP SE  | Page Title:<br><b>CPU PWR</b>                            |   |              |
| Approved:<br><Approval>  | Size C   | Document Number<br>SCH-51943 PDF: SPF-51943   | Rev<br>02    |
| Date: Monday, March 18, 2024   |  | Sheet 4   | of 14        |




i.MX93 IO/PHY




External PU is necessary for SD2\_RESET\_B to enable SD card power as default!



|  |  |  |           |
|--|--|--|-----------|
|  |  | Microcontroller Product Group<br>6501 William Cannon Drive West<br>Austin, TX 78755-5500 |           |
| This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors. |  |  |           |
| ICAP Classification: CP:   |  | IUC: X PUBL:   |           |
| Designer:<br>NXP SE  | Drawing Title:<br><b>MCIMX93-SOM &lt;MCIMX93-EVK&gt;</b> |  |           |
| Drawn by:<br>NXP SE  | Page Title:<br><b>CPU IO</b>                             |  |           |
| Approved:<br><Approver>  | Size C   | Document Number<br>SCH-51943 PDF: SPF-51943  | Rev<br>02 |
| Date:<br>Monday, March 18, 2024  | Sheet<br>6   | of 14  |           |


# i.MX93 MISC



|  |  |   |             |
|--|--|---|-------------|
|   |  | <b>Microcontroller Product Group</b><br>6501 William Cannon Drive West<br>Austin, TX 78735-5000 |             |
| This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors. |  |   |             |
| ICAP Classification:   |  | CP:   | IUC: X PUBL |
| Designer:<br>NXP SE  | Drawing Title:<br><b>MCIMX93-SOM &lt;MCIMX93-EVK&gt;</b> |   |             |
| Drawn by:<br>NXP SE  | Page Title:<br><b>CPU MISC</b>                           |   |             |
| Approved:<br><Approver>  | Size<br>C  | Document Number<br>SCH-51943 PDF: SPF-51943   | Rev<br>02   |
| Date: Monday, March 18, 2024   |  | Sheet 7   | of 14       |

# FLASH: eMMC <5.1>




|  |                        |   |             |
|--|------------------------|---|-------------|
|   |                        | <b>Microcontroller Product Group</b><br>6501 William Cannon Drive West<br>Austin, TX 78755-5500 |             |
| This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors. |                        |   |             |
| ICAP Classification:   |                        | CP:   | IUC: X PUR: |
| Designer:<br>NXP SE  | Drawing Title:         | <b>MCIMX93-SOM &lt;MCIMX93-EVK&gt;</b>  |             |
| Drawn by:<br>NXP SE  | Page Title:            | <b>eMMC</b>   |             |
| Approved:<br><Approver>  | Size<br>C              | Document Number<br>SCH-51943 PDF: SPF-51943   | Rev<br>B2   |
| Date:  | Monday, March 18, 2024 | Sheet   | 8 of 14     |






# Boot Mode and CFG Switch

## i.MX93 BOOT MODE

| BOOT_MODE[3:0] | BOOT CORE  | BOOT DEVICE                 | COMMENT  |
|----------------|------------|-----------------------------|--|
| 0000           | Cortex-A55 | From internal fuses         | USB1/2<br><br>with SFDP (JESD-216) discoverable parameters |
| 0001           | Cortex-A55 | Serial Downloader           |  |
| 0010           | Cortex-A55 | USDHC1 8-bit eMMC 5.1       |  |
| 0011           | Cortex-A55 | USDHC2 4-bit SD3.0          |  |
| 0100           | Cortex-A55 | FlexSPI Serial NOR          |  |
| 0101           | Cortex-A55 | FlexSPI Serial NAND 2K page |  |
| 0110           | Cortex-A55 | Infinite Loop               | USB1<br><br>with SFDP (JESD-216) discoverable parameters   |
| 0111           | Cortex-A55 | Test Mode                   |  |
| 1000           | Cortex-M33 | From internal fuses         |  |
| 1001           | Cortex-M33 | Serial Downloader           |  |
| 1010           | Cortex-M33 | USDHC1 8-bit eMMC 5.1       |  |
| 1011           | Cortex-M33 | USDHC2 4-bit SD3.0          |  |
| 1100           | Cortex-M33 | FlexSPI Serial NOR          |  |
| 1101           | Cortex-M33 | FlexSPI Serial NAND 2K page |  |
| 1110           | Cortex-M33 | Infinite Loop               |  |
| 1111           | Cortex-M33 | Test Mode                   |  |




# SYS PMIC



## PMIC: PCA9451A CFG

| SEQ | tstep/2ms | REGULATOR   | VOL (V) | MAX I (mA) | PWR RAIL   | TYP VOL(V) | REQ I (mA)           |
|-----|-----------|-------------|---------|------------|--|------------|----------------------|
| 1   |           | LDO1        | 1.8     | 10         | NVCC_BBSM_1V8  | 1.8        | 2                    |
| -   |           |             |         |            | PMIC_ON_REQ  |            |                      |
| 2   | T1        | BUCK1/3 DP  | 0.85    | 4000       | VDD_SOC  | DVS        | Ref to DS            |
| -   |           |             |         |            | VDD_ANA_0P8<br>VDD_MIPI_0P8<br>VDD_USB_0P8                               | 0.8        | 186                  |
| 4   |           |             |         |            |  |            |                      |
| 5   | T4        | BUCK5       | 1.8     | 2000       | VDD_ANAx_1P8<br>VDD_LVDS_1P8<br>VDD_MIPI_1P8<br>VDD_USB_1P8<br>NVCC_GPIO | 1.8        | 1040<br>PERI INCLUDE |
| 6   | T5        | BUCK6       | 1.1     | 1500       | VDD2_DDR<br>VDDQ_DDR (1.1V for LPD4)                                     | 1.1        | 676                  |
| 7   | T6        | BUCK2       | 0.6     | 2000       | VDDQ_DDR (0.6V for LPD4x)  | 0.6        | 360                  |
| 8   | T7        | BUCK4       | 3.3     | 3000       | NVCC_GPIO<br>VDD_USB_3P3   | 3.3        | 2870<br>PERI INCLUDE |
| 8   | T7        | Load Switch | -       | 400        | SD_CARD (from BUCK4 )  | 3.3        |                      |
| 9   | T8        | LDO5        | 1.8/3.3 | 150        | NVCC_SD2   | 1.8/3.3    |                      |
| -   |           |             |         |            |  |            |                      |
| 12  |           | POR_B       | --      | --         | POR_B  |            |                      |



**Microcontroller Product Group**  
6501 William Cannon Drive West  
Austin, TX 78755-5500

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.


ICAP Classification: CP: IUC: X PUBI:

|                              |  |
|------------------------------|--|
| Designer:<br>NXP SE          | Drawing Title:<br><b>MCIMX93-SOM &lt;MCIMX93-EVK&gt;</b> |
| Drawn by:<br>NXP SE          | Page Title:<br><b>PMIC</b>                               |
| Approved:<br><Approver>      | Size C Document Number SCH-51943 PDF: SPF-51943          |
| Date: Monday, March 18, 2024 | Sheet 10 of 14   |


# B2B CN for CPU SOM




## SCREW HOLE



## GND TP



|  |  |   |              |
|--|--|---|--------------|
|   |  | <b>Microcontroller Product Group</b><br>6501 William Cannon Drive West<br>Austin, TX 78755-5500 |              |
| This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors. |  |   |              |
| ICAP Classification:   |  | CP:   | IUC: A PUBL: |
| Designer:<br>NXP SE  | Drawing Title:<br><b>MCIMX93-SOM &lt;MCIMX93-EVK&gt;</b> |   |              |
| Drawn by:<br>NXP SE  | Page Title:<br><b>SOM I/F</b>                            |   |              |
| Approved:<br><Approver>  | Size C   | Document Number<br>SCH-51843 PDF: SPF-51943   | Rev<br>02    |
| Date: Monday, March 18, 2024   |  | Sheet 11 of 14  |              |













[illegible]

FIG. 10: Voltage/Current (mV/μA) vs. Time (ns) for the 1T1R1C1 device. The plot shows the voltage and current waveforms for the 1T1R1C1 device during the read operation. The voltage waveforms are shown in blue and the current waveforms are shown in red. The voltage waveforms are labeled VDD\_0V8, VDD\_1V8, and VDD\_3V3. The current waveforms are labeled I1, I2, and I3. The voltage waveforms show a step-like increase in voltage over time, while the current waveforms show a corresponding step-like increase in current. The voltage waveforms are labeled VDD\_0V8, VDD\_1V8, and VDD\_3V3. The current waveforms are labeled I1, I2, and I3. The voltage waveforms show a step-like increase in voltage over time, while the current waveforms show a corresponding step-like increase in current.

$$\begin{aligned} I_{\text{sense}} &= V_{\text{sense}} / R_s \\ V_{\text{out}} &= V_{\text{sense}} - V(\text{sense}+) - V_{\text{sense}} \\ \text{Power} &= I_{\text{sense}} \times V_{\text{out}} \end{aligned}$$
[illegible]

| Resistor (1%) | SMBus Address |
|---------------|---------------|
| 0 (Tieto/GND) | 0010_000x     |
| 499           | 0010_001x     |
| 500           | 0010_010x     |
| 1,270         | 0010_011x     |
| 2,050         | 0010_100x     |
| 8,450         | 0010_101x     |
| 5,230         | 0011_010x     |
| 8,450         | 0011_011x     |
| 13,300        | 0011_000x     |
| 21,500        | 0011_001x     |
| 34,000        | 0011_010x     |
| 54,900        | 0011_011x     |
| 88,700        | 0011_100x     |
| 140,000       | 0011_101x     |
| 226,000       | 0011_110x     |
| Tieto VDD     | 0011_111x     |

[illegible][illegible]

|   |                                |  |           |
|---|--------------------------------|--|-----------|
|    |                                | <b>Microcontroller Product Group</b><br>6501 N. American Road<br>Austin, TX 78755-6558 |           |
| This document contains information proprietary to NXP and shall not be used for engineering design, development or manufacture in whole or in part without the express written permission of NXP Semiconductor. |                                |  |           |
| Design#<br>NXP 55   |                                | Drawing Title<br><b>MC1M93X3-SOM &lt;MC1M93X3-EVK&gt;</b>                              |           |
| Drawn By<br>NXP MEAS  |                                | ICFP Classification CP IUD A PURI  |           |
| Page Title<br><b>PWR MEAS</b>   |                                |  |           |
| Approved<br>-Agreement  | Date<br>Monday, March 18, 2024 | Submitted<br>RCH451943 PDF SWF 6151943   | Rev<br>B2 |
|   |                                | Sheet<br>12  | of 14     |


NOTE:

I2C DEV TABLE


| BOARD | PART  | DEVICE             | I2C ADDR <7bit>      | PORT            | SPEED                    | VOL  | DESCRIPTION              |
|-------|-------|--------------------|----------------------|-----------------|--------------------------|------|--------------------------|
| BB    | U101  | PCAL6524HEAZ       | 0x22 (0b'01000[10]x) | MX-I2C2 /I2C1   | 1MHz Fm+                 | 3.3V | IO EXP for IRQ/OUTPUT    |
| BB    | U103  | ADP5585ACPZ-00-R7  | 0x34 (0b'0110100x)   | MX-I2C2 /I2C1   | 1MHz Fm+                 | 3.3V | IO EXP for OUTPUT        |
| BB    | U301  | PTN5110NHQZ        | 0x52 (0b'10100[10]x) | MX-I2C1 /I2C3/4 | 1MHz Fm+                 | 3.3V | USB C PD PHY             |
| BB    | U307  | PTN5110NHQZ        | 0x51 (0b'10100[01]x) | MX-I2C1 /I2C3/4 | 1MHz Fm+                 | 3.3V | USB C PD PHY             |
| BB    | U401  | PTN5110NHQZ        | 0x50 (0b'10100[00]x) | MX-I2C1 /I2C3/4 | 1MHz Fm+                 | 3.3V | USB C PD PHY             |
| BB    | U402  | NX20P3483UK        | 0x71 (0b'11100[01]x) | MX-I2C1 /I2C3/4 | 1MHz Fm+                 | 3.3V | USB Load Switch          |
| BB    | U305  | NX20P3483UK        | 0x73 (0b'11100[11]x) | MX-I2C1 /I2C3/4 | 1MHz Fm+                 | 3.3V | USB Load Switch          |
| BB    | U1001 | LSM6DSOXTR         | 0x6A (0b'110101[0]x) | MX-I2C1 /I2C3   | I3C-12.5 Mbps/I2C-400KHz | 3.3V | IMU (I3C support)        |
| BB    | U1201 | WM8962BECSN/R      | 0x1A (0b'0011010x)   | MX-I2C1 /I2C4   | 526KHz                   | 3.3V | Audio CODEC              |
| BB    |       | AR0144             | 0x10 (0b'0010000x)   | MX-I2C3         | 400KHz                   | 3.3V | MIPI CSI Camera          |
| BB    |       |                    |                      | MX-I2C1 /I2C4   | 400KHz                   | 3.3V | CTP/LCD <LVDS>           |
| BB    |       |                    |                      | MX-I2C1         | 400KHz                   | 1.8V | CTP/LCD <MIPI DSI>       |
| BB    |       |                    |                      | MX-I2C1         | 400KHz                   | 1.8V | M.2 / NGFF KEY-E         |
| BB    | U1409 | PCA9655EMTTXG      | 0x21 (0b'0100001x)   | FTDI-I2C        | 1MHz Fm+                 | 3.3V | RDPM IO EXP              |
| BB    | U204  | PAC1934T           | 0x16 (0b'0010110x)   | FTDI-I2C        | 1MHz Fm+                 | 3.3V | Base Board Power Monitor |
| BB    | U1201 | WM8960 (EVK REV A) | 0x1A (0b'0011010x)   | MX-I2C1 /I2C4   | 526KHz                   | 3.3V | Audio CODEC              |
| BB    | U1004 | PCF2131TF          | 0x53 (0b'1010011x)   | MX-I2C3         | 400KHz                   | 3.3V | Ext RTC                  |
| SOM   | U701  | PCA9451AHN         | 0x25 (0b'0100101x)   | MX-I2C2         | 1MHz Fm+                 | 3.3V | PMIC                     |
| SOM   | U902  | PAC1934T           | 0x11 (0b'0010001x)   | FTDI-I2C        | 1MHz Fm+                 | 3.3V | Power Monitor            |
| SOM   | U904  | PAC1934T           | 0x12 (0b'0010010x)   | FTDI-I2C        | 1MHz Fm+                 | 3.3V | Power Monitor            |
| SOM   | U907  | PAC1934T           | 0x13 (0b'0010011x)   | FTDI-I2C        | 1MHz Fm+                 | 3.3V | Power Monitor            |
| SOM   | U911  | PAC1934T           | 0x14 (0b'0010100x)   | FTDI-I2C        | 1MHz Fm+                 | 3.3V | Power Monitor            |
| SOM   | U912  | PAC1934T           | 0x15 (0b'0010101x)   | FTDI-I2C        | 1MHz Fm+                 | 3.3V | Power Monitor            |
| SOM   | U909  | ADP5585ACPZ-00-R7  | 0x34 (0b'0110100x)   | FTDI-I2C        | 1MHz Fm+                 | 3.3V | Power Monitor            |
| SOM   | U913  | PCT2075            | 0x48 (0b'1001000x)   | FTDI-I2C        | 1MHz Fm+                 | 3.3V | Power Monitor            |

Camera: AR1335 0x36 (0b'0110110x)  
Camera: AR0144 0x10 (0b'0010000x)  
Ext ISP: AP1302 0x3C (0b'0111100x)  
IO EXP: ADP5585ACPZ-01-R7 0x34 (0b'101000x)  
DSI->HDMI: ADV7535 0x3D (0b'0111101x)  
IO EXP: PCAL6408AEX1Z 0x20 (0b'0100000x)

i.MX 9 Series Part Number Definition



| IOPAD   | Alt0 | Alt1 | Alt2 | Alt3 | Alt4 | Alt5 | Alt6 | Alt7 | DEF MUX | PS | PE | IS | IO |
|---|------|------|------|------|------|------|------|------|---------|----|----|----|----|
| RTC_XTALI<br>RTC_XTALO<br>PMC_STBY_REQ<br>PMC_ON_REQ<br>ONOFF<br>POR_B<br>TAMPER0<br>TAMPER1<br>GPIO_I000<br>GPIO_I001<br>GPIO_I002<br>GPIO_I003<br>GPIO_I004<br>GPIO_I005<br>GPIO_I006<br>GPIO_I007<br>GPIO_I008<br>GPIO_I009<br>GPIO_I010<br>GPIO_I011<br>GPIO_I012<br>GPIO_I013<br>GPIO_I014<br>GPIO_I015<br>GPIO_I016<br>GPIO_I017<br>GPIO_I018<br>GPIO_I019<br>GPIO_I020<br>GPIO_I021<br>GPIO_I022<br>GPIO_I023<br>GPIO_I024<br>GPIO_I025<br>GPIO_I026<br>GPIO_I027<br>GPIO_I028<br>GPIO_I029<br>CCM_CLKO1<br>CCM_CLKO2<br>CCM_CLKO3<br>CCM_CLKO4<br>DAP_TDI<br>DAP_TMS_SWDIO<br>dap.TCLK_SWCLK<br>dap.TDO_TRACESWO<br>ENET1_MDIO<br>ENET1_MDC<br>ENET1_MDIO<br>ENET1_T0<br>ENET1_T1<br>ENET1_T2<br>ENET1_T3<br>ENET1_T4<br>ENET1_T5<br>ENET1_T6<br>ENET1_T7<br>ENET1_T8<br>ENET1_T9<br>ENET1_T10<br>ENET1_T11<br>ENET1_T12<br>ENET1_T13<br>ENET1_T14<br>ENET1_T15<br>ENET1_T16<br>ENET1_T17<br>ENET1_T18<br>ENET1_T19<br>ENET1_T20<br>ENET1_T21<br>ENET1_T22<br>ENET1_T23<br>ENET1_T24<br>ENET1_T25<br>ENET1_T26<br>ENET1_T27<br>ENET1_T28<br>ENET1_T29<br>ENET1_T30<br>ENET1_T31<br>ENET1_T32<br>ENET1_T33<br>ENET1_T34<br>ENET1_T35<br>ENET1_T36<br>ENET1_T37<br>ENET1_T38<br>ENET1_T39<br>ENET1_T40<br>ENET1_T41<br>ENET1_T42<br>ENET1_T43<br>ENET1_T44<br>ENET1_T45<br>ENET1_T46<br>ENET1_T47<br>ENET1_T48<br>ENET1_T49<br>ENET1_T50<br>ENET1_T51<br>ENET1_T52<br>ENET1_T53<br>ENET1_T54<br>ENET1_T55<br>ENET1_T56<br>ENET1_T57<br>ENET1_T58<br>ENET1_T59<br>ENET1_T60<br>ENET1_T61<br>ENET1_T62<br>ENET1_T63<br>ENET1_T64<br>ENET1_T65<br>ENET1_T66<br>ENET1_T67<br>ENET1_T68<br>ENET1_T69<br>ENET1_T70<br>ENET1_T71<br>ENET1_T72<br>ENET1_T73<br>ENET1_T74<br>ENET1_T75<br>ENET1_T76<br>ENET1_T77<br>ENET1_T78<br>ENET1_T79<br>ENET1_T80<br>ENET1_T81<br>ENET1_T82<br>ENET1_T83<br>ENET1_T84<br>ENET1_T85<br>ENET1_T86<br>ENET1_T87<br>ENET1_T88<br>ENET1_T89<br>ENET1_T90<br>ENET1_T91<br>ENET1_T92<br>ENET1_T93<br>ENET1_T94<br>ENET1_T95<br>ENET1_T96<br>ENET1_T97<br>ENET1_T98<br>ENET1_T99<br>ENET1_T100<br>ENET1_T101<br>ENET1_T102<br>ENET1_T103<br>ENET1_T104<br>ENET1_T105<br>ENET1_T106<br>ENET1_T107<br>ENET1_T108<br>ENET1_T109<br>ENET1_T110<br>ENET1_T111<br>ENET1_T112<br>ENET1_T113<br>ENET1_T114<br>ENET1_T115<br>ENET1_T116<br>ENET1_T117<br>ENET1_T118<br>ENET1_T119<br>ENET1_T120<br>ENET1_T121<br>ENET1_T122<br>ENET1_T123<br>ENET1_T124<br>ENET1_T125<br>ENET1_T126<br>ENET1_T127<br>ENET1_T128<br>ENET1_T129<br>ENET1_T130<br>ENET1_T131<br>ENET1_T132<br>ENET1_T133<br>ENET1_T134<br>ENET1_T135<br>ENET1_T136<br>ENET1_T137<br>ENET1_T138<br>ENET1_T139<br>ENET1_T140<br>ENET1_T141<br>ENET1_T142<br>ENET1_T143<br>ENET1_T144<br>ENET1_T145<br>ENET1_T146<br>ENET1_T147<br>ENET1_T148<br>ENET1_T149<br>ENET1_T150<br>ENET1_T151<br>ENET1_T152<br>ENET1_T153<br>ENET1_T154<br>ENET1_T155<br>ENET1_T156<br>ENET1_T157<br>ENET1_T158<br>ENET1_T159<br>ENET1_T160<br>ENET1_T161<br>ENET1_T162<br>ENET1_T163<br>ENET1_T164<br>ENET1_T165<br>ENET1_T166<br>ENET1_T167<br>ENET1_T168<br>ENET1_T169<br>ENET1_T170<br>ENET1_T171<br>ENET1_T172<br>ENET1_T173<br>ENET1_T174<br>ENET1_T175<br>ENET1_T176<br>ENET1_T177<br>ENET1_T178<br>ENET1_T179<br>ENET1_T180<br>ENET1_T181<br>ENET1_T182<br>ENET1_T183<br>ENET1_T184<br>ENET1_T185<br>ENET1_T186<br>ENET1_T187<br>ENET1_T188<br>ENET1_T189<br>ENET1_T190<br>ENET1_T191<br>ENET1_T192<br>ENET1_T193<br>ENET1_T194<br>ENET1_T195<br>ENET1_T196<br>ENET1_T197<br>ENET1_T198<br>ENET1_T199<br>ENET1_T200<br>ENET1_T201<br>ENET1_T202<br>ENET1_T203<br>ENET1_T204<br>ENET1_T205<br>ENET1_T206<br>ENET1_T207<br>ENET1_T208<br>ENET1_T209<br>ENET1_T210<br>ENET1_T211<br>ENET1_T212<br>ENET1_T213<br>ENET1_T214<br>ENET1_T215<br>ENET1_T216<br>ENET1_T217<br>ENET1_T218<br>ENET1_T219<br>ENET1_T220<br>ENET1_T221<br>ENET1_T222<br>ENET1_T223<br>ENET1_T224<br>ENET1_T225<br>ENET1_T226<br>ENET1_T227<br>ENET1_T228<br>ENET1_T229<br>ENET1_T230<br>ENET1_T231<br>ENET1_T232<br>ENET1_T233<br>ENET1_T234<br>ENET1_T235<br>ENET1_T236<br>ENET1_T237<br>ENET1_T238<br>ENET1_T239<br>ENET1_T240<br>ENET1_T241<br>ENET1_T242<br>ENET1_T243<br>ENET1_T244<br>ENET1_T245<br>ENET1_T246<br>ENET1_T247<br>ENET1_T248<br>ENET1_T249<br>ENET1_T250<br>ENET1_T251<br>ENET1_T252<br>ENET1_T253<br>ENET1_T254<br>ENET1_T255<br>ENET1_T256<br>ENET1_T257<br>ENET1_T258<br>ENET1_T259<br>ENET1_T260<br>ENET1_T261<br>ENET1_T262<br>ENET1_T263<br>ENET1_T264<br>ENET1_T265<br>ENET1_T266<br>ENET1_T267<br>ENET1_T268<br>ENET1_T269<br>ENET1_T270<br>ENET1_T271<br>ENET1_T272<br>ENET1_T273<br>ENET1_T274<br>ENET1_T275<br>ENET1_T276<br>ENET1_T277<br>ENET1_T278<br>ENET1_T279<br>ENET1_T280<br>ENET1_T281<br>ENET1_T282<br>ENET1_T283<br>ENET1_T284<br>ENET1_T285<br>ENET1_T286<br>ENET1_T287<br>ENET1_T288<br>ENET1_T289<br>ENET1_T290<br>ENET1_T291<br>ENET1_T292<br>ENET1_T293<br>ENET1_T294<br>ENET1_T295<br>ENET1_T296<br>ENET1_T297<br>ENET1_T298<br>ENET1_T299<br>ENET1_T300<br>ENET1_T301<br>ENET1_T302<br>ENET1_T303<br>ENET1_T304<br>ENET1_T305<br>ENET1_T306<br>ENET1_T307<br>ENET1_T308<br>ENET1_T309<br>ENET1_T310<br>ENET1_T311<br>ENET1_T312<br>ENET1_T313<br>ENET1_T314<br>ENET1_T315<br>ENET1_T316<br>ENET1_T317<br>ENET1_T318<br>ENET1_T319<br>ENET1_T320<br>ENET1_T321<br>ENET1_T322<br>ENET1_T323<br>ENET1_T324<br>ENET1_T325<br>ENET1_T326<br>ENET1_T327<br>ENET1_T328<br>ENET1_T329<br>ENET1_T330<br>ENET1_T331<br>ENET1_T332<br>ENET1_T333<br>ENET1_T334<br>ENET1_T335<br>ENET1_T336<br>ENET1_T337<br>ENET1_T338<br>ENET1_T339<br>ENET1_T340<br>ENET1_T341<br>ENET1_T342<br>ENET1_T343<br>ENET1_T344<br>ENET1_T345<br>ENET1_T346<br>ENET1_T347<br>ENET1_T348<br>ENET1_T349<br>ENET1_T350<br>ENET1_T351<br>ENET1_T352<br>ENET1_T353<br>ENET1_T354<br>ENET1_T355<br>ENET1_T356<br>ENET1_T357<br>ENET1_T358<br>ENET1_T359<br>ENET1_T360<br>ENET1_T361<br>ENET1_T362<br>ENET1_T363<br>ENET1_T364<br>ENET1_T365<br>ENET1_T366<br>ENET1_T367<br>ENET1_T368<br>ENET1_T369<br>ENET1_T370<br>ENET1_T371<br>ENET1_T372<br>ENET1_T373<br>ENET1_T374<br>ENET1_T375<br>ENET1_T376<br>ENET1_T377<br>ENET1_T378<br>ENET1_T379<br>ENET1_T380<br>ENET1_T381<br>ENET1_T382<br>ENET1_T383<br>ENET1_T384<br>ENET1_T385<br>ENET1_T386<br>ENET1_T387<br>ENET1_T388<br>ENET1_T389<br>ENET1_T390<br>ENET1_T391<br>ENET1_T392<br>ENET1_T393<br>ENET1_T394<br>ENET1_T395<br>ENET1_T396<br>ENET1_T397<br>ENET1_T398<br>ENET1_T399<br>ENET1_T400<br>ENET1_T401<br>ENET1_T402<br>ENET1_T403<br>ENET1_T404<br>ENET1_T405<br>ENET1_T406<br>ENET1_T407<br>ENET1_T408<br>ENET1_T409<br>ENET1_T410<br>ENET1_T411<br>ENET1_T412<br>ENET1_T413<br>ENET1_T414<br>ENET1_T415<br>ENET1_T416<br>ENET1_T417<br>ENET1_T418 |      |      |      |      |      |      |      |      |         |    |    |    |    |

|   |  |  |  |                            |  |
|---|--|--|--|----------------------------|--|
|  |  | <b>Microcontroller Product Group</b><br>6501 William Cannon Drive West<br>Austin, TX 78735-6598  |  |                            |  |
|   |  | This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors. |  |                            |  |
| Designer:<br>NOP SE   |  | ICAP Classification: CP  |  | IUC: A PUBJ                |  |
| Drawing Title:<br><b>MCIMX93-S0M &lt;MCIMX93-EVK&gt;</b>                              |  |  |  |                            |  |
| Drawn by:<br>NOP SE   |  | Page Title:<br><b>IOMUX</b>  |  |                            |  |
| Approved:<br><signature>  |  | Date<br>Monday, March 16, 2024   |  | QSC451961 Prod, SC24-51961 |  |
| Size<br>Sheet 14 of 14  |  | Rev<br>B2  |  |                            |  |