

RAOES: Round-trip Engineering for Event-Driven Embedded System Development and Evolution

Van Cam Pham, Ansgar Radermacher, Sebastien Gerard
CEA-List, Laboratory of Model-Driven Engineering for Embedded Systems (LISE)
Gif-sur-Yvette, France
Email: first-name.lastname@cea.fr

Abstract—A UML State Machine and its visualizations are efficient to model the logical behavior of event-driven embedded systems. Model Driven Engineering generates executable code from state machines. The generated code can then be modified by programmers. Round-trip engineering is a technique used to propagate changes made in the code to the original model. However, existing round-trip engineering tools and approaches mainly focus on structural parts of the system model such as those available from UML class diagrams. This paper tackles the problem of collaboration between software architects and programmers in developing event-driven embedded systems using UML State Machine to describe the behavior. We propose RAOES—a round-trip engineering and synchronization of model and code, with which the software architects and programmers can freely switch between model and code to be efficient with their preferred practice. To do it, RAOES proposes to generate an intermediate representation, which acts as a bridge to connect the code to the model. We implemented a prototype and conducted experiments to evaluate RAOES.

I. INTRODUCTION

UML state machines (USMs) and their visual representations are efficient to describe, analyze and implement high level logic behaviors of event-driven embedded systems [1]. A number of code generation approaches and industrial tools have been proposed in the context of Model-Driven Engineering (MDE) [2] to automate the process of translating USMs into implementation [3], [4], [5], [6].

Ideally, a full model-centric approach is preferred by MDE community due to its advantages [7]. However, in industrial practice, there is significant reticence [8] to adopt it. On one hand, programmers prefer to use the more familiar programming language. On the other hand, software architects, working at higher levels of abstraction, favor the use of models, and therefore prefer graphical languages for describing the system architecture and the high level logic behavior [8], [9].

The back-and-forth switching between between model and code raises the consistency and synchronization problem. Round-trip engineering (RTE) [10] is proposed to synchronize different software artifacts, model and code in this case [11]. RTE enables actors (software architect and programmers) to freely move between different representations and stay efficient with their favorite working environment. In other words, RTE enables both model and code to be considered as development artifact.

Approaches proposed for RTE are categorized as *structure* and *behavior* RTE. *structure* RTE refers to synchronization of

structural concepts such as those available from class diagrams and code, and is supported by industrial tools such as IBM Rhapsody [6] and Enterprise Architect [12]. Some approaches such as [13], [14] allow the co-evolution of component-based diagram elements and code.

The *behavior* RTE is usually supported very limitedly. This is because there is no trivial mapping from behavior model such as USM and code. Consequently, it is difficult to reflect behavior code changes to the original model. Some approaches support a partial behavior RTE, which often allows programmers to partially modify behavioral code in limited areas by separating the *generated* and *non-generated code* [6], [15] using some specialized comments such as *@generated NOT*. Approaches and tools in this category use an incremental code generation, which preserves the user-code changes in the areas marked as non-generated. However, "*current separation mechanisms require the programmers are highly discipline. Furthermore, even so, accidental changes are still possible*" [16].

In this paper, we tackle the problem of synchronization between model, which includes both structural and behavioral elements, and C++ code, which meets resource-constrained requirements for developing event-driven embedded systems. Specifically, the system architecture is specified via UML class diagrams and the behavior via USMs. Component and composite structure diagrams for architecture description will be included in future work. To support the architects and the programmers at the modeling and programming level, respectively, our goal is to allow the synchronization of code and USMs with full features. Generated code should be efficient (small in size and fast in event processing speed) to be fit into resource-constrained systems.

Our proposed technique RAOES - Round-trip engineering for Active Objects-based Embedded System is inspired by *ArchJava* [17] and *Archface* [18] whose goal is to allow the co-evolution of architecture and implementation in Java by introducing additional constructs to Java. Our approach adds USM-based constructs to C++ in order to connect it to USMs. Instead of directly generating C++ code from models as the existing tools, RAOES produces a C++ front-end code, which contains our added constructs. The programmers are free to modify not only the high level logic behavior described by USMs but also the user code by making changes to the C++ front-end code.

The introduction of the front-end is similar to *MSM* [19] and *EUML* [20]. However, these front-ends use a lot of C++ templates, which make the code difficult to write and understand. Furthermore, they support only a limited subset of USM, especially events defined by UML are not correctly supported.

In RAOES, the C++ front-end is merged into and written in the usual C++ code. The front-end is then used for generating a back-end code, which is actually used for compilation to binary files. Furthermore, using our strategy defined in this paper, the front-end code is also synchronized with the model when there are concurrent modifications.

To sum up, our contribution is as followings:

- RAOES: A full round-trip engineering approach for developing event-driven systems using UML State Machines and C++.
- The implementation of RAOES based on the Eclipse Modeling Framework (EMF) and the Papyrus tool.
- Experimental evaluations by experimenting with RAOES and a case study simulation.

Even though this presented work is specific to C++ and embedded systems, the general idea can be applied to other object-oriented programming languages such as Java and to other domains.

The remainder of this paper is organized as follows: Section II presents the background. Section III and IV describe the motivation and overview of RAOES. The syntax of RAOES's front-end is detailed in Section VI. Section VII shows RAOES's synchronization strategy. The implementation of RAOES is described in Section VIII. Section IX presents our research questions to evaluate RAOES. A simulation case study of a Traffic Light Controller in Section X is used to show the practicality of RAOES. Section XI shows related work. The conclusion and future work are presented in Section XII.

II. BACKGROUND

This section reminds the background definitions of UML State Machine (see II-A) and Model-Driven Round-Trip Engineering (see II-B) in a formal way.

A. UML State Machine

Fig. 1 shows the meta-model of UML State Machine whose detailed semantics is clearly defined in the Precise Semantics for UML State Machine specification [21] and beyond the scope of this paper. This meta-model covers all concepts defined by UML State Machine. The behavior of an *ActiveClass* is described by a state machine¹. A transition connects two vertexes. It can have a *guard*, an *effect*, and is triggered by a set of events. A transition is either *external*, *local*, or *internal*. UML defines five event types. The description of the events is briefly stated as the following.

- A *TimeEvent* specifies the time of occurrence *dur* relative to a starting time. The latter is specified as the time when a state, which accepts the time event, is entered.

¹For simplification, this paper assumes that an active class only holds a USM although it can have more




Fig. 1. State machine meta-model

- A *SignalEvent* is associated with a signal *sig*, whose data are described by its attributes, and occurs if *sig* is received by a component, which is an active UML class.
- A *ChangeEvent* is associated with a boolean expression *expr*. *ChangeEvent* is emitted if the value of *expr* changes from false to true.
- A *CallEvent* is associated with an operation *op*. *CallEvent* is emitted if there is an invocation to *op*.
- An *Any* event is any of the above events.

B. Model-Driven Round-trip Engineering

This section defines the main capabilities in form of use-cases related to forward and reverse engineering. A developer (software architect or programmer) can either use *Generate Code (Batch)* or *Generate Code (Incremental)* related to forward engineering, and *Reverse Code (Batch)* or *Reverse Code (Incremental)*, related to reverse engineering. The definitions of these are as followings.

Definition II.1. *Batch code generation* [22] is a process of generating code from a model, from scratch. Any existing code is overwritten by the newly generated code. In contrast, *Incremental code generation* takes as input an edited model and existing code to update the code by propagating editions in the model to the code.

Definition II.2. *Batch reverse engineering* is a process of producing a model from code, from scratch. The existing model is overwritten by the newly produced model. *Incremental reverse engineering* takes as input an edited code, and an existing model to update the model by propagating editions in the code to the model.

In Section VII, the definitions are integrated into our process for model-code synchronization.

III. MOTIVATING EXAMPLE

Let's consider a collaboration scenario between software architects and programmers in developing an event-driven paradigm-based system *System*. Fig. 2 (a) and (b) show the current and evolved USM behaviors of *System*. This USM consists of some simple, composite, and pseudo states such as *choice*, *entry point*, and *history*.

Only a few tools such as IBM Rhapsody [6], Papyrus-RT [3] and ours are able to deal with this example because generating code for pseudo states such as *entry point* and *history* is not as simple as states. Listing 1 shows the code segment generated




Fig. 2. A USM example (a) and its evolved version (b).

for the transition outgoing from the state *S11* of the example in Fig. 2 (a).

```

Listing 1. Code generated from the state machine example in Fig. 2 (a)
1  if (currentEvent -> stateId == S11_ID) {
2      Exit(S11_ID);
3      if (guard1) {
4          activeStateID = S3_ID;    Entry(S3_ID);
5      } else {
6          activeStateID = S2_ID;    Entry(S2_ID);
7          unsigned int loc_ActiveId;
8          if (states[S2_ID].previousStates[0] != STATE_MAX) {
9              loc_ActiveId = states[S2_ID].previousStates[0];
10             } else {
11                 loc_ActiveId = S21_ID;
12             }
13             states[S2_ID].actives[0] = loc_ActiveId;
14             Entry(loc_ActiveId);
15     }
16 }

```

For simplification, we assume that no effects are associated with the transitions in the examples. In Listing 1 (a), the segment checks whether the state *S11* is active (line 1). If so, the exit actions of *S11* is executed (line 2). The segment then evaluates *guard1* (lines 3 and 5) to dynamically select which transition outgoing from the choice *c1* should be taken into account. If *guard1* is false, the entry action of *S2* (line 6) is called and the restoration of the previous active sub-state of *S2* (lines 7-14) is executed. Otherwise, *S3* is entered (line 6).

The code for the USM in Fig. 2 (b) differs from that of Fig. 2 (a) by the way the history of *S2* is restored. Listing 2 shows how the deep restoration for the deep history pseudo state in Fig. 2 (b) in lines 5-16 if *guard1* is evaluated as false. These lines actually read the previous active sub-state of not only *S2* (lines 7-8) but also *S21* (lines 10-11), and set these states as current active sub-states.

```

Listing 2. Code generated from the example in Fig. 2 (b) differs from that
of Fig. 2 (a)
1  if (guard1) {
2      activeStateID = STATE_MAX;
3  } else {
4      activeStateID = S2_ID;    Entry(S2_ID);
5      unsigned int S2_dh1;
6      if (states[S2_ID].previousStates[0] != STATE_MAX) {
7          S2_dh1 = states[S2_ID].previousStates[0];
8          Entry(S2_dh1);
9          if (S21_ID == S2_dh1) {
10             int S21_dh1 = states[S21_ID].previousStates[0];
11             Entry(S21_dh1);
12         }
13     } else {
14         states[S2_ID].actives[0] = S21_ID;    Entry(S21_ID);
15         states[S21_ID].actives[0] = S211_ID;
16         Entry(S211_ID);
17     }
18 }

```

The code generation patterns are not explicitly understandable for the programmers to capture the control flow of the USM. Hence, it is challenging to modify the topology of




Fig. 3. From existing approaches to RAOES

the USM at the code level. Even, if the programmers could understand and modify the code, it is still very difficult for RTE tools to decipher and reflect the code changes to the model. Furthermore, it is very hard, if not impossible, to find common rules to reconstruct the original state machine from the code. This is the reason why existing RTE tools such as Rhapsody have no way to recover the modified code to the original USM.

Some approaches use interactive grammar interference [23], clustering [24], or static analysis [25] to produce state machine diagrams from legacy code. However, the diagrams produced by these approaches usually contain too many states and are only used for system understanding and documentation.

Consequently, to interfere the high-level logic behavior of the systems, the programmers must use the click-and-select mechanism of modeling tools, which do, as previously, not encourage programmers. Furthermore, it does not guarantee the seamless collaboration between the favored practices of programmers and software architects.

In the next section, we show how RAOES can handle this collaboration problem.

IV. RAOES OVERVIEW

The goal of RAOES is to seamlessly support the collaboration of software architects and programmers in developing event-driven systems. In the latter, the behavior of active objects is specified by using UML State Machines. As previously described, it is very difficult to reconstruct the original model from the generated code since there is no bijective mapping between these artifacts. Therefore, RAOES defines a textual interface embedded inside the active objects, which are defined by object-oriented classes. This mechanism acts as a role to communicate the C++ programming language to USM so that the traceability between model and code in the reverse direction of the RTE can be eased.

Specifically, in the code generation process, instead of directly generating C++ code as in Listing 1, RAOES produces a front-end C++ code. The latter is an intermediate representation, which is C++-conformant. Fig. 3 shows how RAOES is different from the existing code generation approaches. RAOES separates codes for the structural and behavioral part. The connections between these parts are realized by using simple name binding mechanisms.

For example, by using RAOES, the generated front-end code for the example in Fig. 2 (a) is presented in Listing 3. The USM defining the behavior of the active class *System* is

defined inside the class. The USM is written in a description-like language. The topology of the USM is explicitly and hierarchically described. All USM features can be represented in RAOES's front-end. Hence, we allow to fully generate code from USMs.

Listing 3. Front-end code generated from the USM example in Fig. 2 (a)

```

1 class System {
2     state_machine(Machine) {
3         initial_state(S11, S11_entry, S11_exit, NULL, NULL);
4         choice(c1);
5         state(S2, S2_entry, S2_exit, NULL) {
6             entry_point(Enp1);
7             shallow_history(h1);
8             state(S21, S21_entry, S21_exit, NULL);
9             final_state(S2_final);
10        };
11        state(S3, S3_entry, S3_exit, NULL);
12        final_state(FinalState1);
13        // Event table definitions
14        // Transition table
15        transition_table {
16            transition(S11, c1, NULL, NULL, NULL);
17            transition(c1, Enp1, NULL, NULL, NULL);
18            transition(c1, S3, NULL, NULL, NULL);
19        };
20    };
21    void S11_entry() {
22        // Entry action for S11
23    }
24    // ...
25    // class member declarations
26 };

```

In RAOES, the programmers can modify not only structural and user-code parts, which are offered by advanced round-trip engineering tools such as Rhapsody and Enterprise Architect, but also the high-level logic behavior specified by USM. The modification is realized by making changes to the front-end code. For the evolution of the state $S2$ from the USM in 2 (a) to that of Fig. 2 (b), the programmers must do some steps: (1) delete the three vertexes $Enp1$, $h1$, and final state of $S2$ by deleting the lines 6, 7, and 9 in Listing 3, and the transition $t5$ (not shown in Listing 3); and (2) add the deep history $dh1$ (line 2 in Listing 9), and update the transitions as the lines 12-13 in Listing 9. If the programmers wish to modify the low level behavior, they can simply modify user-code as usual C++ method code, for example the method $S11_entry$ in Listing 3. Other parts such as user-created attributes or methods can be freely modified.

Listing 4. Front-end code generated from the USM example in Fig. 2 (b)

```

1 state(S2, S2_entry, S2_exit) {
2     deep_history(dh1);
3     state(S21, S21_entry, S21_exit, NULL) {
4         state(S211, S211_entry, S211_exit, NULL);
5     };
6 };
7 final_state(FinalState1);
8 // Event table definitions
9 // Transition table
10 transition_table {
11     transition(S11, c1, NULL, NULL, NULL);
12     transition(c1, dh1, NULL, NULL, NULL);
13     transition(c1, FinalState1, NULL, NULL, NULL);
14 }

```

The front-end closely connects to the USM concepts to enable programmers to modify the state machine. The front-end integrates and merges the USM description into the active class *System* and keeps the class members intact. Therefore, the programmers are free to work with C++ as their practice. This

TABLE I
MAPPING BETWEEN UML AND CDL CONCEPTS

UML	DCL	OO	C++
Class/ component	Class	Class	Class
Part	Part	Composition attribute	Attribute
Port (data/control)	Port	Attribute	Reference Attribute
Many ports	Multiple-port	Multiple interface realization	–
Connector	Binding (static+runtime)	–	Methods
State machine	State machine	Set of classes and methods	–
Provided port constraints			
Interface	Class/Interface	Interface	Class
Signal	Class	Class	Class/Struct




Fig. 4. Component-based architecture example in CDL

is a particular difference of our approach and an advantage over some text-based state machine languages such as Umple [26] and ThingML [27]. The latter languages adapt existing languages and the programmers' habit into USMs by providing a new language with a new editor (usually defined in Eclipse Xtext). However, the new editor usually does not support the IDE utilities such as syntax highlights and intelligent completion for mainstream programming languages.

V. COMPONENT-BASED DEVELOPMENT

- An intermediate language CDL - Component-based Description Language is proposed for programmers
- CDL is generated from model or can be created by programmers
- CDL is used for whole system implementation, not just architecture description
- CDL adds more constructs to OO languages:
 - UML State Machine constructs: state, transition, event, pseudo state, action
 - Component constructs: component, part, port, connector
 - Reuse maximally existing constructs in OO languages such as class, attribute
- CDL is synchronized with models

Listing 5. Front-end code generated from the Browser in Fig. 4

```

1 class ICompute {
2     void connect();
3 }
4
5 class Browser {
6     port pIConnect {
7         requires IConnect;
8     }
9 }

```

Listing 6. Front-end code generated from the DNS in Fig. 4

```

1 class DNS1 : public IConnect {
2     port pIConnect {
3         provides IConnect;
4     }
5     void connect() {
6         //implementation
7     }
8 }

```

Listing 7. Front-end code generated from the System in Fig. 4

```

1 class System {
2     part Browser browser;
3     part DNS1 dns1;
4     part DNS2 dns2;
5     //static configuration
6     configuration {
7         bindPorts(browser.pIConnect, dns1.pIConnect);
8     }
9     //start system
10    void run() {
11        //
12
13        //dynamic change of system connectors
14        bindPorts(browser.pIConnect, dns2.pIConnect);
15    }
16 }

```

- A port can provide or require multiple interfaces/data
- For port p of component C
 - If p provides an interface I => C must implement I or one of C's sub-com implements
 - If p requires an interface I => invocations via p (pIConnect -> connect(), e.g.)
 - If p provides a data signal Sig => C sends signal via p by calling p->sendSig
 - If p uses a data signal Sig => C/C's sub-component implements ISig interface, which contains only a method sendSig(Sig& sig);
- Two ports p1 and p2 are matches for binding if one of the following cases:
 - Assemble: All required interfaces of p1 (p2) match with all provided interfaces of p2 (p1) and all provided signals of p1 (p2) match with all required signals of p2 (p1)
 - Delegation: All required interfaces of p1 (p2) match with all required interfaces of p2 (p1) and all provided signals of p1 (p2) match with all provided signals of p2 (p1)
- Match: A match B => A = B or A inherits from B.

Listing 8. Multi-interface/data port front-end code

```

1 class Browser {
2     port pIConnect {
3         requires IConnect1;
4         requires IConnect2;
5     }
6     //call through pIConnect
7     void test() {
8         pIConnect->connect1(); // via IConnect1
9         pIConnect->connect2(); // via IConnect2
10    }
11 }

```

Listing 9. Multi-interface/data port front-end code

```

1 class IConnect1_IConnect2 : public IConnect1,
2     IConnect2 {
3     void connect1();
4     void connect2();
5 }
6 class Browser {
7     IConnect1_IConnect2* pIConnect;
8     void test() {
9         pIConnect->connect1(); // via IConnect1
10        pIConnect->connect2(); // via IConnect2
11    }
12 }

```

VI. RAOES'S LANGUAGE SYNTAX

This section presents how USMs can be represented in the front-end language of RAOES. A USM in RAOES is defined inside an active class (C++ class). It consists of three parts: topology, event definition, and transition table. The followings describe the details of these parts.

A. Topology

A topology describes how the hierarchy of a USM is organized. As the example in Listing 3, the root of the topology is define by *state_machine*. Other elements such as *region*, *state*, and *pseudo state* are defined as sub-elements. The followings give the syntax of some elements and the semantics of RAOES mapped to the well-defined semantics in the UML specification [21].

1) State and regions:

Syntax:

- *state_machine* → 'state_machine('name') {vertices};'
- *state* → 'state ('name, ent, ex, doAct)';'
- *state* → 'initial_state ('name, ent, ex, doAct, effect)';'
- *concurrent state* → 'state ('name, ent, ex, doAct) {' regions }';'
- *regions* → region; regions
- *region* → 'region (' name ') ' vertices ';'
- *deferred event* → 'defer(' eventId ');'

Semantics:

- *name*: the unique identifier of a state machine, a state or a region.
- *ent/ex/doAct*: The name of the entry/exit/doActivity action method associated with the state. These methods are implemented in the active class and have no parameter. If a state does not have an entry/exit action, *ent/ex* becomes *NULL*.
- *initial_state*: A state is defined as an initial state, which has an incoming transition outgoing from a pseudo initial state within the same region or composite state.
- *effect*: For initial state, this is the transition effect associated with the initial transition. If the latter does not have an effect, *effect* is specified as *NULL*.
- *concurrent state*: The representation of a concurrent state. The latter is composed of a set of regions. Each region contains a set of vertices, which for each is either a state or a pseudo state.
- *eventId*: The identifier of a defined event (see VI-B), which is deferred by the corresponding state.

Example: Lines 2-23 in Listing 3 (a) represents the USM example in Fig. 2 (a) and its vertices. *S11* is defined as the

initial state of the USM, and has *entry* and *exit* actions bound to the methods *S11_entry* (lines 21-23) and *S11_exit* (not shown) implemented in the active class *System*. Similarly, the state *S2* and its sub-vertexes such as *Enp1*, *h1*, and *S21* are defined hierarchically (lines 6-8) with the associated actions.

2) Pseudo state:

Syntax:

- *entry point* → 'entry_point ('name');'
- *exit point* → 'exit_point ('name');'
- *initial* → 'initial ('name');'
- *final* → 'final_state ('name');'
- *join* → 'join ('name');'
- *fork* → 'fork ('name');'
- *choice* → 'choice ('name');'
- *junction* → 'junction ('name');'
- *shallow history* → 'shallow_history ('name');'
- *deep history* → 'deep_history ('name');'

Example:

entry_point(Enp1); and *shallow_history(h1);* in Listing 3 represent an entry point and a shallow history with their respective name.

B. Events

Events represent all USM events a USM can react. As defined in Section II, there are four USM event types: *CallEvent*, *TimeEvent*, *SignalEvent*, *ChangeEvent*.

Syntax:

- *CallEvent* → 'call_event' ('name, op');
- *TimeEvent* → 'time_event' ('name, dur');
- *SignalEvent* → 'signal_event' ('name, sig');
- *ChangeEvent* → 'change_event' ('name, expr');
- *SimpleEvent* → 'simple_event' ('name');
- *Any* → 'any_event' ('name');

Semantics: Essentially, each field in the syntax carries known semantics defined in the UML specification and Section II:

<i>name</i>	The unique identifier for an event.
<i>op</i>	The name of the operation associated with a <i>CallEvent</i> and implemented in the active class.
<i>dur</i>	The duration associated with a <i>TimeEvent</i> and specified as millisecond.
<i>sig</i>	The name of the signal associated with a <i>SignalEvent</i> .
<i>expr</i>	The expression associated with a <i>ChangeEvent</i> . This expression is periodically evaluated to check whether its boolean value is changed.

SimpleEvent is a specialized *SignalEvent* without specifying an explicit signal. It is not explicitly standardized by UML but provided by tools such as QM [28] for practical reasons.

Example:

- *call_event(CE1, method1)*: A *CallEvent* occurs if the method *method1* in the active class is called.
- *signal_event(SE, Sig)*: A *SignalEvent* occurs if an instance of *Sig* is sent to the active class using its provided method *sendSig*.
- *time_event(TE5ms, 5)*: A *TimeEvent* occurs after 5 millisecond from the moment the timer starts by entering some state.

C. Transitions

As previously defined, there are three kinds of transitions: *external*, *local*, and *internal*.

Syntax:

- *external* → 'transition' ('src, tgt, guard, evt, eff');
- *local* → 'local_transition' ('src, tgt, guard, evt, eff');
- *internal* → 'int_transition' ('src, guard, evt, eff');

Semantics:

<i>src</i>	The name of the source vertex of the transition. This name must be defined in the topology.
<i>tgt</i>	The name of the target vertex of the transition.

<i>guard</i>	A boolean expression representing the transition's guard. If the transition is not guarded, <i>guard</i> is NULL.
<i>evt</i>	The name of the event triggering the transition. <i>evt</i> must be one of the defined events. If the transition is not associated with any event, <i>evt</i> is NULL.
<i>eff</i>	The name of the method, which defines the effect of the transition. The method is implemented in the active class. If <i>evt</i> is a <i>SignalEvent</i> , the method has an input parameter typed as the signal associated with the event. If <i>evt</i> is a <i>CallEvent</i> , the method has the same parameters as the operation associated with <i>evt</i> . If the transition has no effect, <i>eff</i> becomes NULL.

Example:

- *transition(S1, S2, guard1, CE1, effect1)*: A transition from *S1* to *S2* which is fired if there is an appeal to the method *method1* and the value of *guard1* is true. *method1* is associated with the *CallEvent* *CE1* as the example above. Furthermore, an action *effect1* is executed when the transition fires. Listing 10 shows how to write *effect1* (lines 4-6) corresponding to the signature of *method1* (line 1-3) following the above semantics.
- *transition(S11, S2, NULL, SE, effect2)*: A transition, triggered by the signal event *SE*, executing *effect2*. *effect2* in Listing 10 has a parameter typed by signal *Sig* associated with the event *SE*.

Listing 10. A segment of C++ front-end code

```

1 void method1(int p1, int p2) {
  //method1 body
3 }
4 void effect1(int p1, int p2) {
5   //effect1 body
6 }
7 void effect2(Sig& s) {
  //effect2 body
9 }
```

VII. PROCESS FOR SYNCHRONIZATION

This section describes RAOES's process to synchronize a model with USMs and front-end code in case that these artifacts concurrently evolve. We assume then use of an integrated development environment (IDE) offering the use-cases defined in Section II-B. The process allows concurrent modifications made to the model and front-end code so that in the end we obtain a full system.

We propose two synchronization strategies. The rationale behind our strategies is to represent one artifact (model or front-end code) in the language of its corresponding other artifact (front-end code or model). For this, we define the concept of a *synchronization artifact*:

Definition VII.1 (Synchronization artifact). An artifact used to synchronize a model and its corresponding front-end code is called a synchronization artifact. It is an image of one of the artifacts, either the model or the front-end code. In this context, an image *I* of an artifact *A* is a copy of *A* obtained by transforming *A* to *I*. *A* and *I* are semantically equivalent but are specified in different languages.

For example, a synchronization artifact (SA) can be code that was generated from the edited model in batch mode. In that case, it is code that represents an image of the edited model (being image requires that the model is able to be reconstructed from the code).

Using the concept of SA, two strategies are proposed: one in which the SA is code, and the other in which the SA is a model. The developer can choose to either use these two use-cases of the IDE. The choice may be determined by




Fig. 5. Synchronization process, in which the model and the code are concurrently edited with code as the SA (CDD = Code-Driven Developer = Programmer, MDD = Model-Driven Developer = Software Architect, Code = C++ front-end code). The API calls for Model and Code are represented generically as "Read" and "Write".

preferred development practices or the availability of suitable tools (e.g. the programmer may prefer to synchronize two artifacts, both represented in the same programming language, since he prefers to work exclusively with code).

Figure 5 shows the first synchronization strategy based on using front-end code as SA. The general steps of the process shown in Figure 5 are described as follows:

- Step 1 Both the model and code may be edited concurrently.
- Step 2 First we create an SA from the edited model by generating front-end code in batch mode. This SA is code and it is an image of the edited model.
- Step 3 The SA is synchronized with the edited code. Since the SA is code itself, this step is done with the *Synchronize Code* use-case of the IDE.
- Step 4 Once SA and edited code are synchronized, the former is reversed incrementally to update the edited model.

The second strategy, based on using the model as the SA, is the opposite of the first strategy. In the second strategy, the SA is obtained by reversing the edited code in batch mode. Afterwards the SA is synchronized with the edited model. Finally, we generate code incrementally from the SA to update the edited code.

The actors may even use both strategies, successively, as a kind of hybrid strategy. This may be useful when developers want to synchronize some parts of the system using one strategy, and other parts using the other strategy.

VIII. RAOES IMPLEMENTATION METHOD

This section presents the architecture and implementation detail of a RAOES prototype based on the Eclipse Modeling Framework (EMF) and integrated into the Papyrus modeling tool. EMF and Papyrus provide many facilities such to ease the development. Fig. 6 shows the RAOES's architecture. The latter consists of the C++ front-end extending C++, a synchronizer between the model and the front-end, and a source-to-source transformation. The implementation of these modules is presented in the followings. Although some Eclipse facilities are used, the implementation method is generic and can be applied to other development environments.




Fig. 6. RAOES's architecture

A. Synchronizer

The synchronizer consists of three sub-modules: a front-end code generator from the model, a reverse engineering from front-end to UML, and a synchronization. The implementation of the latter is as followings:

1) *The model to front-end generator*: The front-end code consists of two parts: state machine and class members. The former is generated by Step 1-4 and the latter by Step 5 in the following steps.

- Step 1 The regions and vertexes of each state machine are inspected to generate the state machine topology in the RAOES's language.
- Step 2 For each event of all possible events that trigger transitions of a USM, the appropriate event representation in RAOES is represented.
- Step 3 For each transition, a row in the transition table is generated.
- Step 4 Each state action or transition effect is transformed into a method for binding the USM's topology written in RAOES. The method body can be embedded directly into model through an *OpaqueBehavior* element. The latter is in fact supported by most of the existing code generation tools.
- Step 5 For each active class, the structural and usual operation parts are generated by using the Papyrus C++ code generator [29].

2) *Reverse engineering*: The reverse engineering consists of inspecting and analyzing the front-end code, and convert and abstract to the model. It is composed of two steps: reversing the state machine part and the class member part.

- Step 1 Parsing the state machine part in the front-end code by using the specialized names as above to recognize state machine element types. The reconstruction of the state machine from the recognized elements is then straightforward. If there are actions including *entry/exit/doActivity* of state and transition effect, the corresponding methods implemented in the active class are parsed and reversed.
- Step 2 For each class in written in RAOES, all class members except the members belonging to the state machine part are reversed engineered.

3) *Synchronization*: As presented in Section VII, the synchronization of the model and front-end code requires not only a batch generator and reverse engineering as described in VIII-A1 and VIII-A2, respectively, but also their respective incremental versions. The latter are presented in the followings.

a) *Incremental front-end code generator*: The incremental generator only regenerates the code parts associated with the changed model elements. We implement a model listener which is based on the EMF transaction mechanism (other mechanisms of modeling tools can be used). The listener is hooked to the Papyrus modeling tool to detect model changes. Fig. 7 shows the model change classification.

Each change to the model is either a structural or behavioral change. The former is an update/deletion/addition of class or attribute while the latter of operation or USM concept such as vertex, transition or event. Model changes trigger different updates to the front-end code. For example, in Fig. 7, when an attribute or operation is changed (update/delete/add), the associated element in code is also changed, respectively. If a USM concept is changed, the state machine written in RAOES's language is regenerated. By using an incremental




Fig. 7. Model change management in incremental generation

generator, the code elements associated with unchanged model elements are kept intact.

b) *Incremental reverse engineering from front-end code to model*: Similarly to the incremental code generator, there needs to be a code listener to the changes made to the code. In Eclipse, we implemented the listener on top of C/C++ Development Tool (CDT). The code changes are also classified as in the model change in Fig. 7. The change management actions propagate the code changes to the model similarly to the other way. Hence, we do not go to details of this implementation.

B. Transformation

The transformation takes as input the C++ front-end code to generates the C++ back-end code which is used for compilation and execution. We implemented this transformation based on the reverse engineering as previously presented and a state machine code generation.

Fig. 8 describes the transformation is realized in two steps. Step 1 reverse engineers the front-code to UML models with USMs and Step 2 generates the back-end code via the USM code generator. RAOES is very flexible: in Step2, any code generator or pattern can be used. Despite the existence of many approaches and tools supporting code generation for USMs, a complete approach is still missing [30], especially when considering concurrency and the support of event types. Therefore, we design an approach to generating code from USMs with full features to not restrict developers in modeling and coding.

Our code generation approach combines the state pattern in [31] and IF/ELSE constructions, and extends the support of these patterns for all of pseudo states and events defined in USMs. The detail of the combination is not presented here due to space limitation. For example, the generated back-end code for the USM examples in Fig. 2 (a) is shown in Listing 1. The generated code runs semi-asynchronously, in which *TimeEvent*, *ChangeEvent* and *SignalEvent* are stored in an event queue for asynchronous processing, and *CallEvent* is synchronous (run in the thread which invokes the operation associated with the event).

IX. EXPERIMENTS REPORT

In order to evaluate RAOES, we conducted experiments focusing on different aspects. Our research questions are as followings:




Fig. 8. Source-to-source transformation via reverse engineering and code generation




Fig. 9. Evaluation methodology to answer RQ1 (a) and RQ2 (b)

- RQ1** Can the front-end code generated from a model with USMs can be used for reconstructing the original model. This question is related to the *GETPUT* law defined in [32].
- RQ2** The back-end code is used for compilation. Does the runtime execution of the back-end code is semantic-conformant to Precise Semantics for UML State Machines (PSSM)?
- RQ3** Runtime performance and memory usage is undoubtedly critical in real-time and embedded systems. Particularly, in event-driven systems, the performance is measured by event processing speed. Does code generated by the presented approach outperform existing approaches and use less memory?

In the followings, Subsections IX-A, IX-B, and IX-C report the experimental results for RQ1, RQ2, and RQ3, respectively.

A. Reversing generated code

Fig. 9 (a) shows the experimental methodology to answer **RQ1**. The procedure for this experiment, for each original UML model containing a state machine, consists of 3 steps: (1) **C++ front-end code** is generated from an **original model**; (2) the **C++ front-end code** is reverse engineered to a **reversed model**; and (3) the **reversed model** is then compared to the **original model**.

Random UML models are automatically produced by a configurable model generator we implemented. Each of the generated models contain a UML class containing a USM for behavior description. The generator can be configured to generate a desired average number of each type of USM concept such as state, transition, and event. Each USM of a UML class contains more than 100 vertexes, more than 234 transitions, and more than 50 events.

300 random models, with random numbers of USM elements were created by the generator. We limited ourselves to 300 models for practical reasons. No differences were found during model comparison. The results of this experiment show that the tooling of RAOES can successfully do C++ front-end code generation/reverse engineering from/to state machines.

B. Semantic conformance of runtime execution

To evaluate the semantic conformance of runtime execution of the back-end code for **RQ2**, we use a set of USM examples provided by *Moka* [33]. The latter is a model execution engine offering PSSM. Fig. 9 (b) shows our method, which consists of the following steps:

- Step 1 For a model from the *Moka* example set, we simulate its execution by using *Moka* to extract a sequence of traces *Trace 1*.

- Step 2 A C++ *front-end* code is generated from the *model* using the front-end generator implemented in Section VIII-A1.
- Step 3 The C++ *front-end* is used as input for generating a C++ *back-end* code using the source-to-source transformation.
- Step 4 The C++ *back-end* is compiled for execution to obtain a sequence of traces *Trace 2*.
- Step 5 *Trace 1* and *Trace 2* are compared.

The C++ *back-end* is semantics-conformant if *Trace 1* and *Trace 2* are the same.

PSSM test suite consists of 66 test cases totally for dedicated to different elements. The results are promising that RAOES passes 62/66 tests including: behavior (5/6), choice (3/3), deferred events (6/6), entering (5/5), exiting (4/5), entry(5/5), exit (3/3), event (9/9), final state (1/1), fork (2/2), join (2/2), transition (11/14), terminate (3/3), others (2/2). In fact, RAOES fails with some wired tests such as transitions from an *entry point* to an *exit point*. This is, as our observation, never used in practice. Furthermore, as the UML specification says that transitions outgoing from an *entry point* of a composite state should end on one of the sub-vertexes.

However, this evaluation methodology has a limitations that it is dependent on PSSM. Currently, PSSM is not fully defined. Specifically, only *SignalEvent* is supported. On pseudo-states, histories are not supported. Thus, our evaluation result is limited to the current specification of PSSM.

C. Benchmarks

In this section, we present the results obtained through the experiments on some efficiency aspects of back-end code to answer **RQ3**. Two state machine examples are obtained by the preferred benchmark used by the Boost C++ libraries [34] in [35]. One simple example only consists of atomic states and the other both atomic and composite states.

Code generation tools such as Sinelabore (which efficiently generates code for Magic Draw [36], Enterprise Architect [37]) and QM [28], and C++ libraries (Boost Statechart [38], Meta State Machine (MSM) [19], C++ 14 MSM-Lite [35], and functional programming like-EUML[20]) are used for evaluation.

We used a Ubuntu virtual machine 64 bit hosted by a Windows 7 machine. For each tool and library, we created two applications corresponding to the two examples, generated C++ code and compiled it in two modes: normal (N), by default GCC compiler; and optimal (O) with GCC optimization options -O2 -s. 11 millions of events are generated and processed by the simple example and more than 4 millions for the composite example. Processing time is measured for each case.

1) *Speed*: Fig. 10 shows the event processing performance of the approaches. In the normal compilation mode (N), Boost Statechart, MSM, MSMLite, EUML are quite slow and not displayed in the box-plot. The figure also shows that the optimization of GCC is significant.

In both of the simple and composite benchmarks, in optimization mode MSMLite and RAOES run faster than the others in the scope of the experiment. However, in normal mode only the performance of Sinelabore, QM, and RAOES




Fig. 10. Event processing speed for the benchmarks




Fig. 11. Traffic Light Controller (left) and its class diagram (right).

is acceptable. The event processing speed of MSM, MSM_Lite and EUML is too slow without GCC optimizations.

2) *Binary size and runtime memory consumption*: Table II shows the executable size for the examples compiled in two modes. In GCC normal mode, Sinelabore generates the smallest executable size while our approach takes the second place. In GCC optimization mode, MSMLite, Sinelabore and our approach require less static memory than the others.

Considering runtime memory consumption, we use the Valgrind Massif profiler [39], [40] to measure memory usage. Table III shows the memory consumption measurements including stack and heap usage for the composite example. Compared to others, code generated by our approach requires a slight overhead runtime memory usage (0.35KB). This is predictable since the major part of the overhead is used for C++ multi-threading using POSIX Threads and resource control using POSIX Mutex and Condition. However, the overhead is small and acceptable (0.35KB).

X. TRAFFIC LIGHT CONTROLLER SIMULATION

In order to assess the usability and practicality of UML State Machines and RAOES, we consider a simplified Traffic Light Controller (TLC) system as a case study, which is extracted from [41]. TLC controls an intersection of a busy highway and a little-used farm-way. The system and its class diagram design are shown in Fig. 11 (left and right, respectively).

To emulate the development situation and apply RAOES, a software architect and a programmer participated to the development. The class system design is similar to the object-oriented one presented in [42]. Each class's behavior is described by a USM. However, the state machine describing the behavior of *Intersection* in our design is specified by utilizing the deference of events.

The design of behaviors of *Intersection* and *TrafficLight* is shown in Fig. 12 (left and right, respectively). The states of *IntersectionStateMachine*, except *FarmwayOpen*, are composite.

TABLE II
EXECUTABLE SIZE IN KB

Test	SC		MSM		MSM-Lite		EUML		Sinelabore		QM		RAOES	
	N	O	N	O	N	O	N	O	N	O	N	O	N	O
Simple	320	63,9	414,6	22,9	107,3	10,6	2339	67,9	16,5	10,6	22,6	16,6	21,5	10,6
Composite	435,8	84,4	837,4	31,1	159,2	10,9	4304,8	92,5	16,6	10,6	23,4	21,5	21,6	10,6

TABLE III
RUNTIME MEMORY CONSUMPTION IN KB. COLUMNS (1) TO (7) ARE SC, MSM, MSM-LITE, EUML, SINELABORE, QM, AND OUR APPROACH, RESPECTIVELY.

Test	(1)	(2)	(3)	(4)	(5)	(6)	(7)
Composite	76.03	75.5	75.8	75.5	75.8	75.7	76.38




Fig. 12. State machines for describing the behavior of Intersection (left) and TrafficLight (right)

The details of *SwitchingHighwayToFarmroad* and *SwitchingFarmroadToHighway* are actually shown on the yasmine site [43].

The requirements for switching from the state *HighwayOpen* to *SwitchingHighwayToFarmroad* are: (1) a minimum time for the highway open is elapsed; and (2) the sensors signal. Fig. 13 (a) and (b) show the design for *HighwayOpen* and its version written in the front-end, respectively. In the state machine when *HighwayOpen* becomes active, its active sub-state remains *WaitingForHighwayMinimum* as long as the minimum time. If a signal event *DetectorOn* is emitted from the detector, the event is not processed immediately but delayed until the active sub-state becomes *MinimumTimeElapsed*. The event is then processed to finish the execution of *HighwayOpen* and activate the farmway.

The architect creates the USM (using a modeling tool) for *Intersection* for better understanding. For the programmer, he develops the low-level behavior and creates the state machine for *TrafficLight* textually, from scratch. These actors worked in parallel and synchronized their assignment after finishing. The synchronization is realized by our previously presented process.




Fig. 13. State machine design for the *HighwayOpen* state

For simulation of TLC, we reuse the detector class developed in [43] to automatically generate *DetectorOn/DetectorOff* signals.

[To be continued]

XI. COMPARISON AND RELATED WORK

A. Round-trip engineering and co-evolution

Some RTE techniques restrict the development artifact to avoid synchronization problems. Partial RTE and protected regions are introduced in [44] to preserve code editions which cannot be propagated to models. The mechanisms as discussed in Section I are used for the separation of generated and non-generated code. EMF implements these techniques to allow users to embed user-code replacing the default generated code. Yu et al. [45] propose to synchronize user-code and generated code through bidirectional transformation. This latter does not, however, allow modifications in regions beyond the marked ones and thus prohibits the programmers from changing USMs' topology. *Deep separation* proposed in [16] overcomes the limitations of the separation mechanisms. However, it does not allow to modify the system architecture- and behavior-prescribed code in text-based development environment.

The underlying idea of RAOES is similar to ArchJava [17], [18] as discussed in Section I, and the approach in [46]. This latter utilizes Java annotations to preserve architecture intention in the source code. These approaches try to embed architectural information into the code, specifically Java while RAOES integrates the behavior represented by USMs into C++ to ease the RTE problem. Regarding the co-evolution of component-based model and code, the authors in [13], [14] use a super model, from which source code and component model can be derived as views for modifications. However, code modifications made outside of their (limited) editor and violating their rules are not updated to the super model. The co-evolution is then broken. For example, programmers can only change method bodies in a component's code.

The authors in [47] propose to synchronize code with platform specific models by using a three-way merging approaches. However, the approach only deals with syntactic synchronization while the code semantics such as state machines in source code is not taken into account.

B. Language engineering

Several languages such as PlantUML [48], Umple [26], and Earl Grey (EG) [49] support the text-based modeling (Textual ML) of UML State Machine. UML class and state machine elements are usually available in these languages. However, they lack the explicit support for event types definitions

used in UML. Furthermore, these languages do not allow the programmers to reuse the existing syntax of C++ but redefine it in their own language and IDE. By this way, they need a new complete compiler, which requires a lot of engineering tasks to develop. Contrarily, RAOES integrates the modeling features into C++, only requires a light-weight compiler for the modeling features, and enables using legacy code in development. RAOES allows the programmers stay with their familiar C++ syntax and existing favorite IDEs while familiarity of these Textual MLs are questionable in [49]. RAOES automatically synchronizes the code with the system model specified by UML. RAOES profits all benefices of IDEs such as intelligent completion and easy to implement. Furthermore, RAOES allows to use all specific C++ features such as function pointers for program performance, which are not available in the Textual MLs

mbeddr [50] proposes an extensible C-based programming language. The idea of *mbeddr* is similar to Umple's by introducing a new editor to mix high-level and low-level code for effective embedded system development. Furthermore, *mbeddr* is a code-centric approach and UML event types are not explicitly supported whereas RAOES is a model-code hybrid approach focusing on the collaboration between software architects and programmers and the evolution of artifacts.

In [51], the authors propose to integrate graphical and textual editors for UML profiles. The goal is to allow developers to work graphically and textually, which is similar to our goal. However, this approach is dependent on Eclipse technologies and embeds all modeling concepts to textual editors while RAOES only introduces partially to allow programmers to be familiar with the syntax of their favorite programming language.

In [52], the authors embeds behavior models into Java by representing, for example, states as classes, transitions as annotations, guards as methods. Although the programmers can modify the code following these patterns, the code size is large because of class explosion.

C. Code generation patterns and tools

Tools such as IBM Rhapsody [6], Enterprise Architect [37], Papyrus-RT [3], and Sinelabore [53] support only the structure RTE for UML class diagram concepts and code generation from UML State Machines. Techniques for generating code from USM such as SWITCH/IF, state table [4] and state pattern [5], [31] are proposed. A systematic review of code generation approaches is presented in [54]. However, only a subset of USM features is supported and generated code is not efficient, which cannot be used for embedded systems [55]. RAOES offers code generation for all USM concepts. Therefore, users are free and flexible to create there USM conforming to UML without restrictions.

XII. CONCLUSION

We have presented RAOES-a round-trip engineering approach for effective collaboration between software architects

and programmers in developing and maintaining reactive embedded systems using UML State Machines for describing behaviors. RAOES introduces a C++ front-end code lying between models and actual executable code. RAOES proposes a framework for synchronizing the models and the front-end code, and generating executable code from the front-end. RAOES is implemented as an extension of the Papyrus modeling tool.

We evaluated RAOES by conducting experiments on the round-trip engineering correctness, the semantic-conformance and efficiency of generated code, and by implementing a case study simulation of a Traffic Light Controller. 300 random models are tested for the RTE correctness. The conformance is tested under PSSM: 62/66 tests pass. The efficiency of back-end code has been evaluated, RAOES produces code that runs faster in event processing time and is smaller in executable size than those of other approaches (in the paper's scope).

Although RAOES does not deal with extraction of information from existing/legacy code, the latter can still be reused by RAOES in two ways: (1) reverse engineering from the legacy code to a model, which can be manipulated further by architects, or (2) directly integrating the legacy code by programmers into front-end code. Furthermore, RAOES allows to work abstractly by using models and in a low-level way by using front-end code concurrently and simultaneously. Hence, RAOES is effective in software development, evolution, collaboration, and maintenance by using our synchronization process.

For the moment, RAOES supports the co-evolution of UML class and state machine diagrams and code. In the future, we will integrate component-based concepts into C++ to make the front-end more powerful and effective. Our wish is to embed component-connector and interaction component information represented in UML composite structure diagrams into C++ to elaborate the application range such as distributed embedded systems. A possible direction to this integration is to extend *nesc* [56] - an extension of the C language dedicated component-based development of networked applications.

REFERENCES

- [1] A. Dunkels, O. Schmidt, T. Voigt, and M. Ali, "Protothreads: Simplifying event-driven programming of memory-constrained embedded systems," in *Proceedings of the 4th International Conference on Embedded Networked Sensor Systems*, ser. SenSys '06. New York, NY, USA: ACM, 2006, pp. 29–42. [Online]. Available: <http://doi.acm.org/10.1145/1182807.1182811>
- [2] S. Kent, "Model driven engineering," in *International Conference on Integrated Formal Methods*. Springer, 2002, pp. 286–298.
- [3] E. Posse, "Papyrusrt: Modelling and code generation."
- [4] B. P. Douglass, *Real-time UML : developing efficient objects for embedded systems*, 1999.
- [5] A. Shalyto and N. Shamgunov, "State machine design pattern," *Proc. of the 4th International Conference on.NET Technologies*, 2006.
- [6] IBM, "Ibm Rhapsody." [Online]. Available: <http://www.ibm.com/developerworks/downloads/r/rhapsodydeveloper/>
- [7] B. Selic, "What will it take? a view on adoption of model-based methods in practice," *Software & Systems Modeling*, vol. 11, no. 4, pp. 513–526, 2012.

- [8] J. Hutchinson, M. Rouncefield, and J. Whittle, "Model-driven engineering practices in industry," in *Proceedings of the 33rd International Conference on Software Engineering*, ser. ICSE '11. New York, NY, USA: ACM, 2011, pp. 633–642.
- [9] J. Hutchinson, J. Whittle, M. Rouncefield, and S. Kristoffersen, "Empirical assessment of mde in industry," in *Proceedings of the 33rd International Conference on Software Engineering*, ser. ICSE '11. New York, NY, USA: ACM, 2011, pp. 471–480. [Online]. Available: <http://doi.acm.org/10.1145/1985793.1985858>
- [10] T. Hettel, M. Lawley, and K. Raymond, "Model synchronisation: Definitions for round-trip engineering," in *Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)*, vol. 5063 LNCS, 2008, pp. 31–45.
- [11] S. Sendall and J. Küster, "Taming Model Round-Trip Engineering."
- [12] SparxSystems, "Enterprise Architect," Sep. 2016. [Online]. Available: <http://www.sparxsystems.eu/start/home/>
- [13] M. Langhammer, "Co-evolution of component-based architecture-model and object-oriented source code," in *Proceedings of the 18th international doctoral symposium on Components and architecture*. ACM, 2013, pp. 37–42.
- [14] M. E. Kramer, M. Langhammer, D. Messinger, S. Seifermann, and E. Burger, "Change-driven consistency for component code, architectural models, and contracts," in *Proceedings of the 18th International ACM SIGSOFT Symposium on Component-Based Software Engineering*. ACM, 2015, pp. 21–26.
- [15] D. Steinberg, F. Budinsky, E. Merks, and M. Paternostro, *EMF: eclipse modeling framework*. Pearson Education, 2008.
- [16] Y. Zheng and R. N. Taylor, "Enhancing architecture-implementation conformance with change management and support for behavioral mapping," in *Proceedings of the 34th International Conference on Software Engineering*. IEEE Press, 2012, pp. 628–638.
- [17] J. Aldrich, C. Chambers, and D. Notkin, "Archjava: connecting software architecture to implementation," in *Software Engineering, 2002. ICSE 2002. Proceedings of the 24rd International Conference on*. IEEE, 2002, pp. 187–197.
- [18] N. Ubayashi, J. Nomura, and T. Tamai, "Archface: a contract place where architectural design and code meet together," in *Proceedings of the 32nd ACM/IEEE International Conference on Software Engineering-Volume 1*. ACM, 2010, pp. 75–84.
- [19] MSM, "Meta State Machine," http://www.boost.org/doc/libs/1_59_0_b1/libs/msm/doc/HTML/index.html, 2016, [Online; accessed 04-July-2016].
- [20] "State Machine Benchmark." [Online]. Available: http://www.boost.org/doc/libs/1_61_0/libs/msm/doc/HTML/ch03s04.html
- [21] OMG, "Precise Semantics Of UML Composite Structures," no. October, 2015.
- [22] H. Giese and R. Wagner, "Incremental Model Synchronization with Triple Graph Grammars," in *Proceedings of the 9th international conference on Model Driven Engineering Languages and Systems*, Genova, Italy, 2006.
- [23] N. Walkinshaw, K. Bogdanov, M. Holcombe, and S. Salahuddin, "Reverse engineering state machines by interactive grammar inference," in *14th Working Conference on Reverse Engineering (WCRE 2007)*. IEEE, 2007, pp. 209–218.
- [24] M. Hall, P. McMinn, and N. Walkinshaw, "Superstate identification for state machines using search-based clustering," in *Proceedings of the 12th annual conference on Genetic and evolutionary computation*. ACM, 2010, pp. 1381–1388.
- [25] M. Abadi and Y. A. Feldman, "Automatic recovery of statecharts from procedural code," in *IEEE/ACM International Conference on Automated Software Engineering, ASE'12, Essen, Germany, September 3-7, 2012*, 2012, pp. 238–241. [Online]. Available: <http://doi.acm.org/10.1145/2351676.2351711>
- [26] T. C. Lethbridge, A. Forward, and O. Badreddin, "Umplification: Refactoring to incrementally add abstraction to a program," in *2010 17th Working Conference on Reverse Engineering*. IEEE, 2010, pp. 220–224.
- [27] "Thingml," <http://thingml.org/>
- [28] QM, "Qm," <http://www.state-machine.com/qm/>, 2016, [Online; accessed 14-May-2016].
- [29] "Papyrus/Designer/code-generation - Eclipsepedia," <http://wiki.eclipse.org/Papyrus/Designer/code-generation>. [Online]. Available: <http://wiki.eclipse.org/Papyrus/Designer/code-generation>
- [30] O. Badreddin, T. C. Lethbridge, A. Forward, M. Elasaar, and H. Al-jamaan, "Enhanced Code Generation from UML Composite State Machines," *Modelsward 2014*, pp. 1–11, 2014.
- [31] I. A. Niaz, J. Tanaka, and others, "Mapping UML statecharts to java code," in *IASTED Conf. on Software Engineering*, 2004, pp. 111–116. [Online]. Available: <http://www.actapress.com/PDFViewer.aspx?paperId=16433>
- [32] J. N. Foster, M. B. Greenwald, J. T. Moore, B. C. Pierce, and A. Schmitt, "Combinators for Bidirectional Tree Transformations: A Linguistic Approach to the View-update Problem," *ACM Trans. Program. Lang. Syst.*, vol. 29, no. 3, May 2007.
- [33] "Moka Model Execution." [Online]. Available: <https://wiki.eclipse.org/Papyrus/UserGuide/ModelExecution>
- [34] boost, "Boost C++," <http://www.boost.org/>, 2016, [Online; accessed 04-July-2016].
- [35] "State Machine Benchmark." [Online]. Available: <http://boost-experimental.github.io/msm-lite/benchmarks/index.html>
- [36] N. Magic, "Magic Draw," <https://www.nomagic.com/products/magicdraw.html>, 2016, [Online; accessed 14-Mar-2016].
- [37] SparxSysmex, "Enterprise Architect," <http://www.sparxsystems.com/products/ea/>, 2016, [Online; accessed 14-Mar-2016].
- [38] B. Library, "The Boost Statechart Library," http://www.boost.org/doc/libs/1_61_0/libs/statechart/doc/index.html, 2016, [Online; accessed 04-July-2016].
- [39] "Valgrind Massif." [Online]. Available: <http://valgrind.org/docs/manual/ms-manual.html>
- [40] N. Nethercote and J. Seward, "Valgrind: a framework for heavyweight dynamic binary instrumentation," in *ACM Sigplan notices*, vol. 42, no. 6. ACM, 2007, pp. 89–100.
- [41] R. H. Katz and G. Borriello, "Contemporary logic design," 2005.
- [42] Yasmine, "The classic farmroad example," http://yasmine.seadex.de/The_classic_farmroad_example.html
- [43] "Farmroad Example," http://yasmine.seadex.de/The_classic_farmroad_example.html. [Online]. Available: http://yasmine.seadex.de/The_classic_farmroad_example.html
- [44] K. Czarnecki, M. Antkiewicz, and C. H. P. Kim, "Multi-level customization in application engineering," *Communications of the ACM*, vol. 49, no. 12, p. 60, Dec. 2006.
- [45] Y. Yu, Y. Lin, Z. Hu, S. Hidaka, H. Kato, and L. Montrieux, "Maintaining invariant traceability through bidirectional transformations," in *Proceedings of the 34th International Conference on Software Engineering*. IEEE Press, 2012, pp. 540–550.
- [46] H. B. Christensen and K. M. Hansen, "Towards architectural information in implementation (nier track)," in *Proceedings of the 33rd International Conference on Software Engineering*. ACM, 2011, pp. 928–931.
- [47] L. Angyal, L. Lengyel, and H. Charaf, "A Synchronizing Technique for Syntactic Model-Code Round-Trip Engineering," in *Engineering of Computer Based Systems, 2008. ECBS 2008. 15th Annual IEEE International Conference and Workshop on the*, Mar. 2008, pp. 463–472.
- [48] "Plantuml," <http://plantuml.com/>
- [49] M. Mazanec and O. Macek, "On general-purpose textual modeling languages." Citeseer, 2012.
- [50] M. Voelter, D. Ratiu, B. Schaetz, and B. Kolb, "mbeddr: an extensible c-based programming language and ide for embedded systems," in *Proceedings of the 3rd annual conference on Systems, programming, and applications: software for humanity*. ACM, 2012, pp. 121–140.
- [51] S. Maro, J.-P. Steghöfer, A. Anjorin, M. Tichy, and L. Gelin, "On integrating graphical and textual editors for a uml profile based domain specific language: An industrial experience," in *Proceedings of the 2015 ACM SIGPLAN International Conference on Software Language Engineering*, ser. SLE 2015. New York, NY, USA: ACM, 2015, pp. 1–12. [Online]. Available: <http://doi.acm.org/10.1145/2814251.2814253>
- [52] M. Balz, M. Striwe, and M. Goedicke, "Embedding behavioral models into object-oriented source code."
- [53] SinelaboreRT, "Sinelabore Manual," <http://www.sinelabore.com/lib/exe/fetch.php?media=wiki:downloads:sinelabore.pdf>. [Online]. Available: <http://www.sinelabore.com/lib/exe/fetch.php?media=wiki:downloads:sinelabore.pdf>
- [54] E. Domínguez, B. Pérez, A. L. Rubio, and M. A. Zapata, "A systematic review of code generation proposals from state machine specifications," pp. 1045–1066, 2012.
- [55] V. Spinke, "An object-oriented implementation of concurrent and hierarchical state machines," *Information and Software Technology*, vol. 55, no. 10, pp. 1726–1740, Oct. 2013.

- [56] D. Gay, P. Levis, R. Von Behren, M. Welsh, E. Brewer, and D. Culler, "The nesc language: A holistic approach to networked embedded systems," in *Acm Sigplan Notices*, vol. 38, no. 5. ACM, 2003, pp. 1–11.