











Notes:
The PG pins from both LDOs are connected to the RST pin.
When LDO voltage out are at the right levels the PG pins go High Impedance. While the level is lower than the desired Vout the PG pins are pulled to GND.
For CS4398 the RST pin should be pulled low at the start of the start up sequence.
If either LDO voltage level is not ready the RST pin will remain LOW.

Sheet: /ADC_CS5381K-KSZ/		File: ADC_CS5381K-KSZ.kicad_sch
Title:		
Size: USLetter	Date:	Rev:
KiCad E.D.A. 8.0.6		Id: 3/5

ON/OFF Switch, Polarity Protection, TVS



ADC Driver Input



Sheet: /Power_Management/
File: Power_Management.kicad_sch

Title:




Size: USLetter

Date:

KiCad E.D.A. 8.0.6

Rev:

Id: 4/5



Sheet: /Interfaces/ File: Interfaces.kicad_sch		
Title:		
Size: USLetter	Date:	Rev:
KiCad E.D.A. 8.0.6		Id: 5/5