
Department of Computer Science National Tsing Hua University EECS403000 Computer Architecture

Spring 2024, Homework 2 Due date: **April 11, 2024 23:59 pm**


To inspect the Assembly code of the program, follow the steps below.

- (1) Build the program with the Debug configuration.
- (2) Start debugging * the desired program as an Application Program.
- (3) Navigate to the Disassembly view to examine the generated assembly code.
- (4) To insert breakpoints, double-click on the Assembly code or the corresponding C code lines on the left.
- (5) Press Resume in the debug window to proceed to the next breakpoint.



To observe register value changes, Start Debugging * as an Application Program and follow the steps:

- (1) Access the Registers tab and expand the General Purpose Registers section to view their current values.
- (2) Customize the Number format by right-clicking a register and choosing the desired format.
- (3) Add a register to the Expressions tab for convenient monitoring by right-clicking it and selecting Watch.



1. (35 points)

This question explores the fast power algorithm implemented in two ways (iterative and recursive) using AndeSightTM with the setup similar to Homework 1. We will analyze the source code for fast_power_iter.c and fast_power_recur.c. The default optimization level is -Og by default unless stated otherwise. For each question, attach screenshots of AndeSightTM to support your answer. No points will be given if the screenshot is missing. Hint: Use the "Debug" button in the toolbar and carefully insert breakpoints in between instructions. Press the "Resume" button in the debug window to move to the next breakpoint. You can also refer to the RISC-V Specs document if you encounter some difficulty understanding the Assembly code generated by AndeSightTM.

(a) (5 points) RISC-V Calling Convention

Compilers typically translate functions into subroutine and perform function calls using a jump instruction following a calling convention. While function calls can be inefficient, they are essential in programming. Locate the starting and ending memory addresses of the code memory allocated to the fast_power_recur and fast_power_iter subroutines by examining the Assembly code. Identify how these subroutines are called within main and write them down in the Reference field in the table.

Subroutine	Starting memory address	Ending memory address	Reference
fast_power_recur			
fast_power_iter			

(b) (10 points) RISC-V Calling Convention

The RISC-V calling convention requires the callee to preserve the values of specific registers across function calls. Examine the Assembly code for fast_power_recur function. Find and record the instructions (and the memory locations) that save these registers. Extend the table below to show how these instructions affect the stack. Include the saved register names and corresponding stack offsets. Order the table by the increasing order of stack offset.

Code memory address	Instruction	Saved register	Stack offset

(c) (10 points) Effects of the compiler on RISC-V Assembly Code

To make common cases fast, compilers can allocate application program variable to processor registers, which are much faster than memory. Compile both fast_power_iter and fast_power_recur functions with -O0 optimization flag and answer the following questions:

- (i) Just before jumping to the corresponding subroutine from main, which registers hold the parameters x and pow, and what values do they contain?
- (ii) Immediately after returning from the subroutine (i.e. just before the next instruction after the jump), which register stores the return value, and what is its value?

Function	Param	eter x	Paramet	er pow	Return value	
runction	Register	Value	Register	Value	Register	Value
fast_power_iter						
fast_power_recur						

(d) (10 points) Effects of great ideas on performance

Pipeline execution and parallelization are two key techniques for enhancing performance. Consider fast_power_iter.c and disregard overheads from parallelization and data transmission. Here's an approach for pipelined execution and parallelization using three cores and a two-stage pipeline. Assume that each core fetches and executes the instructions sequentially.

Core A (Pipeline Stage 1): Calculates $x \leftarrow x * x$, and passes the new x to Core C.

Core B (Pipeline Stage 1): Calculates pow ← pow >> 1, and passes the new pow to Core C.

Core C (Pipeline Stage 2): Checks if pow is zero. If true, execute a jump and there is nothing left to do. Otherwise, it calculates res \leftarrow res * x if pow is odd, where res and pow are results from Core A and Core B in the previous cycle.

Time axis \rightarrow

Core A & B	Core C						
	Core A & B	Core C					
		Core A & B	Core C				
			Core A & B	Core C			
				Core A & B	Core C		
					Core A & B	Core C	
						Core A & B	•••

In other words, Cores A and B operate in parallel, while Core C processes their results in a pipeline fashion. Analyze the code of fast_power_iter function in fast_power_iter.c, identify the instructions for each core, and record their cycle counts. Explain whether achieving a speedup of 2 for the pipelined parallelized function is possible.

2. (30 points) RISC-V Assembly Code

Consider a little-endian 64-bit RISC-V sequential processor with the following contents in the register set, data memory, and code memory. Assume that the current PC has the value **0x0000 0000 0001 00B0**.

Reg.	Iı	nitial v	alue		Reg.	I	nitial v	alue		Me	mory a	S	Initial value		
x 0	0x0000	0000	0000	0000	x 16	0x0000	0000	0000	0004	0x0000	003E	FF20	13C0	0x0000	0055
x 1	0x0000	0000	0001	00B0	x 17	0x0000	0000	0000	0020	0x0000	003E	FF20	13C4	0x0000	0000
x 2	0x0000	003E	FF20	13E0	x18	0x0000	0000	0000	0003	0x0000	003E	FF20	13C8	0x0A0C	0345
x 3	0x0000	0000	0001	0000	x19	0x0000	0000	0000	0040	0x0000	003E	FF20	13CC	0x0450	0000
x4	0x0000	003E	FF20	13C0	x 20	0x0000	0000	0000	0000	0x0000	003E	FF20	13D0	0x000D	0000
x 5	0x0000	0000	0000	8000	x21	0x0000	0000	0000	0000	0x0000	003E	FF20	13D4	0x0A00	0010
x 6	0x0000	0000	0000	0004	x22	0x1111	FFFF	0000	5555	0x0000	003E	FF20	13D8	0x0020	0000
x 7	0x0000	0000	0000	003A	x 23	0x0000	0000	0000	0000	0x0000	003E	FF20	13DC	0x4000	0000
x 8	0x0000	003E	FF20	1400	x24	0x0000	0000	0000	0000	0x0000	003E	FF20	13E0	0x8000	A000
x 9	0x0000	0000	0000	0007	x 25	0x0000	0000	0000	0034	0x0000	003E	FF20	13E4	0xA800	3F10
x 10	0x0000	0000	0000	0050	x 26	0x0000	003E	FF20	13F0	0x0000	003E	FF20	13E8	0x0091	0000
x11	0x0000	003E	FF20	1530	x 27	0x0000	003E	FF20	13FC	0x0000	003E	FF20	13EC	0x0000	0000
x 12	0x0000	0000	0000	1AF3	x 28	0x0000	FFFF	0000	FFFF	0x0000	003E	FF20	13F0	0x00C1	A000
x 13	0x0000	0000	0000	0000	x29	0x0000	0000	0000	000A	0x0000	003E	FF20	13F4	0x0130	00F0
x14	0x0000	F94E	17CC	B154	x 30	0x0000	0000	00F0	0000	0x0000	003E	FF20	13F8	0x0041	0000
x 15	0xCCCC	0000	0000	0000	x31	0x0000	00F0	0000	0000	0x0000	003E	FF20	13FC	0x0A0B	0130

Note: for convenience, there is a unique instruction ID for each instruction in the code memory.

Note: for cor	ivenience,	there is a u	ınıque	ınstruc	tion ID	tor each i	instruction	on in the o	code memory.
Instruction ID	Label	C	ode ad	dress				Instruc	tion
1		0x0000	0000	0001	00B0	sub	ж7,	ж5,	x 6
2		0x0000	0000	0001	00B4	sd	x2,	16(x2)	
3		0x0000	0000	0001	00B8	jal	ж1,	BEGIN	
4		0x0000	0000	0001	00BC	lw	ж6,	4 (x2)	
5		0x0000	0000	0001	00C0	0x0040	8067		
6	BEGIN:	0x0000	0000	0001	00C4	0xFF84	3283		
7		0x0000	0000	0001	00C8	and	ж5,	ж30,	x 5
8		0x0000	0000	0001	00CC	0x4142	D293		
9		0x0000	0000	0001	00D0	add	ж0,	x 5,	x 7
10		0x0000	0000	0001	00D4	add	x28,	ж0,	x 2
11		0x0000	0000	0001	00D8	1b	ж7,	10 (x28)
12		0x0000	0000	0001	00DC	bge	ж7,	x29,	END
13		0x0000	0000	0001	00E0	jalr	ж1,	0(x1)	
14	END:	0x0000	0000	0001	00E4	addi	ж7,	ж7,	-16
15		0x0000	0000	0001	00E8	xor	ж7,	ж6,	x 7
16		0x0000	0000	0001	00EC	srai	ж7,	ж7,	16
17		0x0000	0000	0001	00F0	addi	x31,	ж6,	1000
18		0x0000	0000	0001	00F4	srai	x31,	ж31,	16
19		0x0000	0000	0001	00F8	sb	x5,	-8 (x8)	
20	_	0x0000	0000	0001	00FC	sd	x31,	-24 (x8)

(a) (5 points) Decode instructions with instruction IDs 5, 6, and 8. Then, briefly explain their functionalities.

Instruction ID	Hexadecimal Encoded instruction	Decoded instruction and brief explanation
5	0x0040 8067	
6	0xFF84 3283	
8	0x4142 D293	

(b) (15 points) Trace the execution flow of the assembly code. Extend the table below. For each executed instruction, record its ID, any updated registers and/or memory cells, and their new values (if any) in hexadecimal representation. Annotate updated memory values per 32-bit word. The first three instructions have been completed for you.

Instruction ID	Updated register	Updated memory
1	$x7 \leftarrow x5-x6 = 0x0000 0000 0000 0004$	
2		MEM[0x0000 003E FF20 13F0] ← 0xFF20 13E0 MEM[0x0000 003E FF20 13F4] ← 0x0000 003E
3	x1 \(\text{PC+4} = 0x0000 0000 0001 00BC	

- (c) (5 points) Once you have completed the execution flow table, count the total number of memory accesses (excluding register accesses) performed throughout the code.
- (d) (5 points) Suppose you want to insert an instruction after instruction ID 20. This instruction should use a blt to jump to the label BEGIN if the value in register x31 is less than x7. Complete the table below with the instruction. Show how you convert the Assembly instruction into its hexadecimal representation. Moreover, will the branch be taken?

Code address	Assembly instruction	Hexadecimal encoded instruction	Taken?

3. (10 points) RISC-V Assembly to C

Translate the following RISC-V Assembly code to the equivalent C code. Indicate the corresponding C code for each line of Assembly. Assume that variables, m, i, j, and total are stored in registers x3, x10, x11, and x12, respectively. MemArray is an array (consisting of 4-byte integers as its elements) with its base address stored in register x13.

```
addi x10, x0, 0
      addi x28, x13, 0
LOOPI:
     bge x10, x3, ENDI
      addi x11, x0, 0
      addi x12, x0, 0
      1w \times 29, 0(\times 28)
      addi x30, x0, 32
LOOPJ:
     bge x11, x30, ENDJ
      srl x31, x29, x11
      andi x31, x31, 1
      add x12, x12, x31
      addi x11, x11, 1
      jal x0, LOOPJ
ENDJ:
     sw x12, 0(x28)
      addi x10, x10, 1
      addi x28, x28, 4
      jal x0, LOOPI
ENDI:
```

4. (10 points) C to RISC-V Assembly

For the following C statement, write the corresponding RISC-V Assembly code. Assume that the base addresses of arrays A and B are in registers x5 and x6, respectively, and the variables i and j are assigned to registers x7 and x11, respectively.

```
j = B[A[i*4 + 1]] + B[i]
```

- (a) (5 points) Assume that the elements of the arrays \mathbb{A} and \mathbb{B} are 4-byte words.
- (b) (5 points) Assume that the elements of the arrays A and B are 8-byte words.

5. (15 points) RISC-V Calling Convention

Implement the following C code in RISC-V Assembly. Note the RISC-V Spec: "In the standard RISC-V calling convention, the stack grows downward and the stack pointer is always kept 16-byte aligned." Moreover, write down comments to describe the Assembly code clearly.

```
long long int Func(int n) {
    if (n == 0) {
        return 0;
    }

    if ((n & 1) != 0) {
        return n + Func(n >> 1);
    } else {
        return Func(n >> 1);
    }
}
```