

Day 2:

- GPU Structure and the Problem of Branch Divergence
- Implementation the reduction algorithm on GPU

Dr. Tuan-Tu Tran trant@uni-mainz.de




Part 1: GPU Structure *and* the Problem of Branch Divergence

Why multi/many-core?



Computing Power:

- Number of transitors on a chip: has doubled every two years, since 1965
- Frequency: has not increased anymore, since the beginning of 2000s
- → Performance increased by integrating multiple "cores" on a chip.



(image source: [3])

Multicore and Manycore



- Meaning: multi- ~ many-
- Actually:
 - Multicore CPU: 2 cores, 4 cores, 8 cores
 - Manycore GPU: 100 to 1000 cores

?


Multicore and Manycore



- Meaning: multi- ~ many-
- Actually:
 - Multicore CPU: 2 cores, 4 cores, 8 cores
 - Manycore GPU: 100 to 1000 cores

The GPU cores has

- lower frequency
- simpler structure than the CPU cores







(Architecture comparation between Intel NEHALEM CPU and NVIDIA Fermi GPU at three levels: processor, core and execution unit, based on [5] and [6])

Example: Inside a Fermi GPU










(images source: [6])

- 1 Fermi GPU contains 16 Streaming Multiprocessors (SM)
- 1 SM contains 32 CUDA cores

CUDA Warp



32 consecutive threads = 1 warp



• Program ~ Sequence of Instructions (In this practical, a kernel can be considered as a program)

- SPMD: Single Program Multiple Data
- SIMD: Single Instruction Multiple Data
- Between the threads in the same warp: SIMD
- Between the threads in different warp: SPMD

(image source: [6])

Helloword

JG U JOHANNES GUTENBERG

./helloworld 1 128 blocksPerGrid = 1, threadsPerBlock = 128


Hello, I a Hello, I a	am thread	65, of 66, of 67, of 68, of 69, of 70, of 71, of 72, of 73, of 74, of 75, of 76, of	block block block block block block block block block block block	0 0 0 0 0 0 0 0 0 0
Hello, I a Hello, I a	am thread am thread am thread am thread	85, of 86, of	block block	0 0
Hello, I a Hello, I a Hello, I a Hello, I a Hello, I a	am thread am thread am thread am thread am thread am thread	88, of 89, of 90, of 91, of 92, of	block block block block block	0 0 0 0
Hello, I a	am thread am thread am thread	94, of	block	0

```
Hello, I am thread 96, of block 0
Hello, I am thread 97, of block 0
Hello, I am thread 98, of block 0
Hello, I am thread 99, of block 0
Hello, I am thread 100, of block 0
Hello, I am thread 101, of block 0
Hello, I am thread 102, of block 0
Hello, I am thread 103, of block 0
Hello, I am thread 104, of block 0
Hello, I am thread 105, of block 0
Hello, I am thread 106, of block 0
Hello, I am thread 107, of block 0
Hello, I am thread 108, of block 0
Hello, I am thread 109, of block 0
Hello, I am thread 110, of block 0
Hello, I am thread 111, of block 0
Hello, I am thread 112, of block 0
Hello, I am thread 113, of block 0
Hello, I am thread 114, of block 0
Hello, I am thread 115, of block 0
Hello, I am thread 116, of block 0
Hello, I am thread 117, of block 0
Hello, I am thread 118, of block 0
Hello, I am thread 119, of block 0
Hello, I am thread 120, of block 0
Hello, I am thread 121, of block 0
Hello, I am thread 122, of block 0
Hello, I am thread 123, of block 0
Hello, I am thread 124, of block 0
Hello, I am thread 125, of block 0
Hello, I am thread 126, of block 0
Hello, I am thread 127, of block 0
```

warp 2 warp 3 warp 0 warp 1

Problem of Branch Divergence





(image source: [4])

- Increase the running time of the whole program
- Waste computing resources



Part 2:

Implementation the reduction algorithm on GPU

Reduction




- Given an array of value => reduce them to a single value.
 - Sum reduction => sum of all values in the array
 - Max reduction => maximal value of the array
 - etc

• In this practical, we work with the Sum Reduction

Parallel reduction algorithm





(image source: [1])

Implementation Manual



- Based on the given skeleton: cudaReduction.cu (or from the source code of the squareArray application in Day 1)
- Using the ideas and the pseudo-codes in:
 - [1] Mark Harris, Optimizing Parallel Reduction in CUDA,


http://developer.download.nvidia.com/compute/cuda/1.1-Beta/x86 website/projects/reduction/doc/reduction.pdf

- Basic implementation: the tree-based approach with 1 thread block, with small data (up to 1024 elements), by using 2 algorithms:
 - Interleaved addressing with divergent branching [1, page 7]
 - Interleaved addressing without divergent branching [1, page 11]
- Advanced implementation: based on the basic implementation for small data, write the full CUDA application to process the large data of any size, by using recursive kernel invocation [1, page 7]. We suppose that the size of the input array is the power of 2, and up to 32M (33554432 elements).
- Extend implementation: the tree-based approach with 1 thread block, with small data (up to 1024 elements), by using the other ideas and optimizations in [1],

A brief introduction to shared memory



- Much faster than global memory
- Small (upto 48 KB)
- Shared among the thread in the same block
- (more details will be discussed in Day 3)



(image credit: NVIDIA)

Using the shared memory inside the CUDA code



The shared memory can be declared and allocated **inside** or **outside** the kernel:

Inside the kernel, the size must be fixed

```
#define LEN 8
__global__ kernel1(...)
{
    __shared__ int arr1[LEN];
    __shared__ int arr2[16];
    ...
}
```

Outside the kernel, the size can be set in the host code, by using the third configuration argument when invoking the kernel:

```
#define LEN 8
__global__ kernel1(...)
{
    extern __shared__ int arr[];
    ...
}
//
int main(int argc, char** argv)
{
    ...
    n = 24;
    sharedSize = n * sizeof(int);
    kernel1<<<nBlock,nThread,sharedSize>>>(...)
    ...
}
```

Declare multiple __shared__ memory segments



```
global kernel1(...,len1,len2)
   extern shared int arr[];
   int* arr1 = arr;
   int* arr2 = arr1 + len1;
int main(int argc, char** argv)
   len1 = 8;
   len2 = 16;
   n = len1 + len2:
   sharedSize = n * sizeof(int);
   kernel1<<<nBlock,nThread,sharedSize>>>(...,len1,len2)
```

Thread Synchronization



- Using the command: syncthreads()
- Example (from [1]):

Reduction #1: Interleaved Addressing

```
__global__ void reduce0(int *g_idata, int *g_odata) {
    extern __shared__ int sdata[];

    // each thread loads one element from global to shared mem
    unsigned int tid = threadIdx.x;
    unsigned int i = blockIdx.x*blockDim.x + threadIdx.x;
    sdata[tid] = g_idata[i];
    _syncthreads();

    // do reduction in shared mem
    for(unsigned int s=1; s < blockDim.x; s *= 2) {
        if (tid % (2*s) == 0) {
            sdata[tid] += sdata[tid + s];
        }
        _syncthreads();

    // write result for this block to global mem
    if (tid == 0) g_odata[blockIdx.x] = sdata[0];
}
```

Reference



[1] Mark Harris, Optimizing Parallel Reduction in CUDA,

http://developer.download.nvidia.com/compute/cuda/1.1-Beta/x86 website/projects/reduction/doc/reduction.pdf

[2] Hendrik Lensch and Robert Strzodka, Massively Parallel Computing with Cuda, Control Flow http://www.mpi-inf.mpg.de/~strzodka/lectures/ParCo08/slides/Par03-ControlFlow.pdf

[3] Shalf, J., Asanovic, K., Patterson, D., Keutzer, K., Mattson, T., and Yelick, K. (2009). The Manycore Revolution: Will HPC Lead or Follow? SciDAC Review, 14.

[4] Jeremiah van Oosten, Optimizing CUDA Application, http://3dgep.com/?p=2081

[5] Semin, A. (2009). Inside Intel Nehalem Microarchitecture. In NOTUR 2009, The 8th Annual Meeting on High Performance Computing and Infrastructure in Norway.

[6] NVIDIA Corp. NVIDIA's Next Generation CUDA Compute Architecture: Fermi. white paper, version 1.1

And some images from the CUDA technical documents of NVIDIA



Question?