PCIe-Mini-CAN-FD

PCIe Mini CAN Controller

PCIexpress Mini

928-25-001-0210

Software MANUAL

Revision 1.0 September 2020

ALPHI TECHNOLOGY CORPORATION

1898 E. Southern Ave Tempe, AZ 85282 USA Tel: (480) 838-2428 Fax: (480) 838-4477

ALPHI TECHNOLOGY CORP. **REV 1.0** Page i

NOTICE

The information in this document has been carefully checked and is believed to be entirely reliable. While all reasonable efforts to ensure accuracy have been taken in the preparation of this manual, ALPHI TECHNOLOGY assumes no responsibility resulting from omissions or errors in this manual, or from the use of information contained herein.

ALPHI TECHNOLOGY reserves the right to make any changes, without notice, to this or any of ALPHI TECHNOLOGY's products to improve reliability, performance, function or design.

ALPHI TECHNOLOGY does not assume any liability arising out of the application or use of any product or circuit described herein; nor does ALPHI TECHNOLOGY convey any license under its patent rights or the rights of others.

ALPHI TECHNOLOGY CORPORATION **All Rights Reserved**

This document shall not be duplicated, nor its contents used for any purpose, unless express permission has been granted in advance.

REV 1.0 Page ii Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

Table of Contents

Hierarchical Index	2
Class Index	3
File Index	4
Class Documentation	8
AlphiBoard	8
AlteraDma	
AlteraSpi	
BoardVersion	
IrigDecoder::IrigDate	
IrigDecoder	
Linear Address	
MINIPCIE_DEV_CTX	
MINIPCIE_INT_RESULT	
ParallelInput	
PcieCra	
PCIeMini_CAN_FD	
TCAN4550	
TCAN4x5x_Device_Interrupt_Enable	
TCAN4x5x_Device_Interrupts	
TCAN4x5x_MCAN_CCCR_Config	
TCAN4x5x_MCAN_Data_Timing_Raw	
TCAN4x5x_MCAN_Data_Timing_Simple	73
TCAN4x5x_MCAN_Interrupt_Enable	
TCAN4x5x_MCAN_Interrupts	
TCAN4x5x_MCAN_Nominal_Timing_Raw	
TCAN4x5x_MCAN_Nominal_Timing_Simple	
TCAN4x5x_MCAN_RX_Header	
TCAN4x5x_MCAN_SID_Filter	
TCAN4x5x_MCAN_TX_Header	
TCAN4x5x_MCAN_XID_Filter	
TCAN4x5x_MRAM_Config	
Transfer Day	
TransferDesc	
File Documentation	
C:/Alphi/PCIeMiniSoftware/include/AlphiBoard. C:/Alphi/PCIeMiniSoftware/include/AlphiDll.h	
C:/Alphi/PCIeMiniSoftware/include/AlphiErrorCodes.h	
C:/Alphi/PCIeMiniSoftware/include/AlteraDma.h	
C:/Alphi/PCIeMiniSoftware/include/AlteraSpi.h	
C:/Alphi/PCIeMiniSoftware/include/IrigDecoder.h	
C:/Alphi/PCIeMiniSoftware/include/ParallelInput.h	
C:/Alphi/PCIeMiniSoftware/include/PcieCra.h	
C:/Alphi/PCIeMiniSoftware/include/PCIeMini_CAN_FD.h	
C:/Alphi/PCIeMiniSoftware/include/TCAN4550.h	
C:/Alphi/PCIeMiniSoftware/include/TCAN4x5x_Data_Structs.h	
C:/Alphi/PCIeMiniSoftware/include/TCAN4x5x_Reg.h	
C://Alphi/PCIeMiniSoftware/include/TCAN4x5x_SPI.h	
dllmain.cpp	
PCIe_Mini_CAN_FD.cpp	
TCAN4550.cpp	
TCAN4x5x_SPI.cpp.	
x64/Debug/PCIeMini_CAN_FD_lib.vcxproj.FileListAbsolute.txt	
C:/Alphi/PCIeMiniSoftware/PCIeMini_lib/AlphiBoard.cpp	
C:/Alphi/PCIeMiniSoftware/PCIeMini_lib/AlphiBoard_dma.cpp	
C://Alphi/PCIeMiniSoftware/PCIeMini_lib/AlphiBoard_irq.cpp	
C:/Alphi/PCIeMiniSoftware/PCIeMini_lib/AlteraDma.cpp	
C:/Alphi/PCIeMiniSoftware/PCIeMini_lib/AlteraSpi.cpp	

	C:/Alphi/PCleMiniSoftware/PCleMini_lib/PcieCra.cpp	175
	C:/Alphi/PCIeMiniSoftware/PCIeMini_lib/PCIeMini_error.cpp	176
	C:/Alphi/PCIeMiniSoftware/PCIeMini_lib/TestProgram.cpp	177
	C:/Alphi/PCIeMiniSoftware/PCIeMini_lib/x64/Debug/CodeAnalysisResultManifest.txt	178
	C:/Alphi/PCIeMiniSoftware/PCIeMini_lib/x64/Debug/PCIeMini_lib.vcxproj.FileListAbsolute	.txt
		179
	C:/Alphi/PCIeMiniSoftware/PCIeMini_lib/x64/Release/PCIeMini_lib.vcxproj.FileListAbsolut	e.txt
		180
Ιr	ndev	181

Hierarchical Index

Class Hierarchy

is inheritance list is sorted roughly, but not completely, alphabetically	
AlphiBoard	
PCIeMini_CAN_FD	37
AlteraDma	16
AlteraSpi	18
TcanInterface	103
BoardVersion	22
IrigDecoder::IrigDate	24
IrigDecoder	25
Linear Address	26
MINIPCIE_DEV_CTX	27
MINIPCIE_INT_RESULT	28
ParallelInput	30
PcieCra	33
TCAN4550	41
TCAN4x5x_Device_Interrupt_Enable	56
TCAN4x5x_Device_Interrupts	61
TCAN4x5x_MCAN_CCCR_Config	67
TCAN4x5x_MCAN_Data_Timing_Raw	71
TCAN4x5x_MCAN_Data_Timing_Simple	73
TCAN4x5x_MCAN_Interrupt_Enable	75
TCAN4x5x_MCAN_Interrupts	81
TCAN4x5x_MCAN_Nominal_Timing_Raw	87
TCAN4x5x_MCAN_Nominal_Timing_Simple	89
TCAN4x5x_MCAN_RX_Header	91
TCAN4x5x_MCAN_SID_Filter	94
TCAN4x5x_MCAN_TX_Header	96
TCAN4x5x_MCAN_XID_Filter	98
TCAN4x5x_MRAM_Config	100
TransferDesc	106

Class Index

Class List

Here are the classes, structs, unions and interfaces with brief descriptions:	
AlphiBoard (Base class implementing a PCIe board and the Jungo driver)	8
AlteraDma (Low level SPI interface to the SPI hardware)	16
AlteraSpi (Low level SPI interface to the SPI hardware)	18
BoardVersion (Board Hardware identification and version)	
IrigDecoder::IrigDate	24
IrigDecoder	25
LinearAddress (Memory Segment Descriptor)	26
MINIPCIE_DEV_CTX (Minipcie Device Information Structure)	27
MINIPCIE_INT_RESULT (Interrupt result information structure)	28
ParallelInput (Alphi Avalon Pio controller class)	30
PcieCra (PCIe CRA module controller class)	33
PCIeMini_CAN_FD (PCIeMini_CAN_FD controller board object)	37
TCAN4550	41
TCAN4x5x_Device_Interrupt_Enable (Struct containing the device interrupt enab	
)	
TCAN4x5x_Device_Interrupts (Struct containing the device interrupt bit field)	
TCAN4x5x_MCAN_CCCR_Config (Struct containing the bit fields of the MCAN (register)	
TCAN4x5x_MCAN_Data_Timing_Raw (Used to setup the timing parameters of the module This is the raw MCAN form of the struct which takes in the same values as actual Bosch MCAN core)	the
TCAN4x5x_MCAN_Data_Timing_Simple (Used to setup the data timing paramete MCAN module This is a simplified struct, requiring only the prescaler value (1:x), of time quanta before and after the sample point)	number
TCAN4x5x_MCAN_Interrupt_Enable (Struct containing the MCAN interrupt ena	ble bit
TCAN4x5x_MCAN_Interrupts (Struct containing the MCAN interrupt bit field)	81
TCAN4x5x_MCAN_Nominal_Timing_Raw (Used to setup the nominal timing part the MCAN module This is the raw MCAN form of the struct which takes in the sar as the actual Bosch MCAN core)	ne values
TCAN4x5x_MCAN_Nominal_Timing_Simple (Used to setup the nominal timing p of the MCAN module This is a simplified struct, requiring only the prescaler value number of time quanta before and after the sample point)	arameters (1:x),
TCAN4x5x_MCAN_RX_Header (CAN message header)	91
TCAN4x5x_MCAN_SID_Filter (Standard ID filter struct)	94
TCAN4x5x_MCAN_TX_Header (CAN message header for transmitted messages)	96
TCAN4x5x_MCAN_XID_Filter (Extended ID filter struct)	98
TCAN4x5x_MRAM_Config (Defines the number of MRAM elements and the size	
elements)	
TcanInterface (This class implements the TCAN4550 SPI interface)	
TransferDesc (Structure containing the details of a DMA transaction)	106

File Index

File List


Here is a list of all files with brief descriptions:	
C:/Alphi/PCIeMiniSoftware/include/AlphiBoard.h (Base PCIe board class with Jungo drive and Altera PCIe hardware)	
C:/Alphi/PCIeMiniSoftware/include/AlphiDll.h (Utility DLL definitions)11	1
C:/Alphi/PCIeMiniSoftware/include/AlphiErrorCodes.h (Description of the Error Codes used by the libraries)	2
C:/Alphi/PCIeMiniSoftware/include/AlteraDma.h (Description of the low-level access routines to the SPI)	17
C:/Alphi/PCIeMiniSoftware/include/AlteraSpi.h (Description of the low-level access routine to the SPI)	
C:/Alphi/PCIeMiniSoftware/include/IrigDecoder.h (Irig Decoder class to get time) 12	23
C:/Alphi/PCIeMiniSoftware/include/ParallelInput.h (Description of the Alphi Parallel Input class)	
C:/Alphi/PCIeMiniSoftware/include/PcieCra.h (PCIe interface CRA class)	
C:/Alphi/PCIeMiniSoftware/include/PCIeMini_CAN_FD.h (Definitition of the PCIeMini_CAN_FD board class)	
C:/Alphi/PCIeMiniSoftware/include/TCAN4550.h (This file contains TCAN4550 functions)	
C:/Alphi/PCIeMiniSoftware/include/TCAN4x5x_Data_Structs.h (This file contains the TCAN4x5x data structures)	
C:/Alphi/PCIeMiniSoftware/include/TCAN4x5x_Reg.h (This file contains the register definitions for the TCAN4x5x Family)	36
C:/Alphi/PCIeMiniSoftware/include/TCAN4x5x_SPI.h (This file is responsible for abstracting the lower-level microcontroller SPI read and write functions)	54
dllmain.cpp16	55
PCIe_Mini_CAN_FD.cpp (Implementation of the PCIeMini_CAN_FD board class) 16	6
TCAN4550.cpp (This file contains TCAN4550 functions, and relies on the TCAN4x5x_SPI abstraction functions Additional Feature Sets of TCAN4550 vs TCAN4x5x:)	57
TCAN4x5x_SPI.cpp (This file is responsible for abstracting the lower-level microcontroller SPI read and write functions)	
C:/Alphi/PCIeMiniSoftware/PCIeMini_lib/AlphiBoard.cpp (Implementation of the base PCIe board class with Jungo driver and Altera PCIe hardware)	7 0
C:/Alphi/PCIeMiniSoftware/PCIeMini_lib/AlphiBoard_dma.cpp (Implementation of the DMAs for the base PCIe board class with Jungo driver and Altera PCIe hardware)	1
C:/Alphi/PCIeMiniSoftware/PCIeMini_lib/AlphiBoard_irq.cpp (Implementation of the interrupts for the base PCIe board class with Jungo driver and Altera PCIe hardware) . 17	12
C:/Alphi/PCIeMiniSoftware/PCIeMini_lib/AlteraDma.cpp (Implementation of the DMA block controller)	13
C:/Alphi/PCIeMiniSoftware/PCIeMini_lib/AlteraSpi.cpp (Implementation of the low-level access routines to the SPI)	
C:/Alphi/PCIeMiniSoftware/PCIeMini_lib/PcieCra.cpp (PCIe interface CRA class) 17	
C:/Alphi/PCIeMiniSoftware/PCIeMini_lib/PCIeMini_error.cpp (Error code to string conversion)	
C:/Alphi/PCIeMiniSoftware/PCIeMini_lib/TestProgram.cpp (Utility program class for the	



Features

CAN Bus

- Four channel CAN controller
- Supports classic CAN and CAN FD
- Complies with
- o ISO11898-1:2015
- o M_CAN Revision 3.2.1.1
- Meets requirements of ISO11898-2:2016
- Data rates from 40Kbps to 8Mbps
- Software programmable speed selection
- Independent Software controlled
 - o 120 Ohm Termination
 - Internal External Power Source
- CAN bus robustness
- ±42V bus fault protection
- o Failsafe mode
- o Internal dominant state timeout
- o Timeout watchdog
- IRIG-B input
- ±15KV ESD protection
- PCI Express x1 interface




Block Diagram and Operational Overview

The PCIe-Mini-CAN-FD is PCIexpress controller with an integrated CAN FD transceiver supporting data rates up to 8 Mbps. The CAN FD controller meets the specifications of the ISO11898-1:2015 high speed controller area network (CAN) data link layer and meets the physical layer requirements of the ISO11898-2:2016 high speed CAN specification.

The **PCIe-Mini-CAN-FD** provides an interface between the CAN bus and the system processor that support both classical CAN and CAN FD

The PCIe-Mini-CAN-FD provides CAN FD transceiver functionality - differential transmit-receive capability from the bus. It also supports local wake up (LWU) and bus wake up (WUP).

The **PCIe-Mini-CAN-FD** device includes many protection features providing device and CAN bus robustness. These features include failsafe mode, internal dominant state timeout, wide bus operating range and a timeout watchdog as examples.




Page 7 Copyright ALPHI Technology Corporation, 2020 Part Number: 928-25-001-0210

Class Documentation

AlphiBoard Class Reference

Base class implementing a PCIe board and the Jungo driver. #include <AlphiBoard.h>

Inheritance diagram for AlphiBoard:



Public Member Functions

- AlphiBoard (UINT16 vendorId, UINT16 deviceId)
- ~AlphiBoard (void) Destructor.
- **HRESULT Open** (int brdNbr)

Open a board.

- DWORD reset () reset some of the board resources
- uint32_t **getFpgaID** () Get the FPGA ID of.
- time_t getFpgaTimeStamp ()

 $Return\ the\ timestamp\ corresponding\ to\ when\ the\ FPGA\ was\ compiled.$

- void setVerbose (int verbose) set the verbose flag
- bool **IsValidDevice** (const CHAR *sFunc)

Validate a WDC device handle.

DWORD hookInterruptServiceRoutine (uint32_t mask, MINIPCIE_INT_HANDLER uicr, void *userData)

Setup the interrupt of the board.

- DWORD **hookInterruptServiceRoutine** (**MINIPCIE_INT_HANDLER** uicr) Set an interrupt handling routine.
- DWORD **getIntResults** (**MINIPCIE_INT_RESULT** *intResult)
- DWORD unhookInterruptServiceRoutine () Disable the board interrupt.
- DWORD enableInterrupts (uint16_t mask=0xffff)

ALPHI TECHNOLOGY CORP. Page 8 REV 1.0
Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

Enable PCIe interrupts.

• DWORD disableInterrupts ()

Disable PCIe interrupts.

• DWORD Close ()

Close a device handle.

• volatile void * **getBar0Address** (size_t offset)

Return a pointer to an object in BAR 0.

• volatile void * getBar2Address (size_t offset)

Return a pointer to an object in BAR 2.

volatile void * getBar3Address (size_t offset)

Return a pointer to an object in BAR 3.

- bool **DMARoutine** (DWORD dwDMABufSize, uint32_t u32LocalAddr, bool fPolling, bool fToDev, **TransferDesc** *tfrDesc)
- PCIeMini_status DMAOpen (uint32_t u32LocalAddr, DWORD dwDMABufSize, bool fToDev, TransferDesc *tfrDesc)

Allocates and locks a contiguous DMA buffer.

• void **DMAClose** (bool fPolling)

Frees a previously allocated contiguous DMA buffer.

- void **DMATransfer** (**TransferDesc** *tfrDesc, bool fPolling)
- virtual void hwDMAStart (TransferDesc *tfrDesc)
- virtual bool hwDMAWaitForCompletion (TransferDesc *tfrDesc, bool fPolling)
- virtual bool hwDMAInterruptEnable (MINIPCIE_INT_HANDLER MyDmaIntHandler, void *pDMA)
- virtual void **hwDMAInterruptDisable** ()
- virtual void hwDMAProgram (WD_DMA_PAGE *Page, DWORD dwPages, bool fToDev, uint32_t u32LocalAddr, TransferDesc *tfrDesc)

Static Public Member Functions

• static void **MsSleep** (int ms)

Millisecond Delay Function.

Public Attributes

LinearAddress bar0

Memory descriptor for the BAR0 in user memory.

LinearAddress bar2

Memory descriptor for the BAR2 in user memory.

• LinearAddress bar3

Memory descriptor for the BAR3 in user memory.

ALPHI TECHNOLOGY CORP. Page 9 REV

PcieCra * cra

PCIe Interface instance.

• BoardVersion * sysid

Board identification.

• WD DMA * pDma

Jungo DMA structure.

• int verbose

Flag used by various functions to determine the amount of messages to generate.

• DWORD libStatus

Status returned when trying to open the Jungo library. If it is not WD_STATUS_SUCCESS, the initialization failed.

Detailed Description

Base class implementing a PCIe board and the Jungo driver.

Constructor & Destructor Documentation

AlphiBoard::AlphiBoard (UINT16 vendorld, UINT16 deviceld)

AlphiBoard::~AlphiBoard (void)

Destructor.

Will close the connection to the board if needed.

Member Function Documentation

DWORD AlphiBoard::Close ()

Close a device handle.

Returns

status, a Jungo status code

DWORD AlphiBoard::disableInterrupts ()

Disable PCIe interrupts.

Disable the generation of PCIe interrupts by the PCIe interface, and the reception by the Windows driver.

ALPHI TECHNOLOGY CORP. Page 10 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

Return values

Status code	

void AlphiBoard::DMAClose (bool fPolling)

Frees a previously allocated contiguous DMA buffer.

PCIeMini_status AlphiBoard::DMAOpen (uint32_t u32LocalAddr, DWORD dwDMABufSize, bool fToDev, TransferDesc * tfrDesc)

Allocates and locks a contiguous DMA buffer.

Parameters

fToDev	true means DMA to device, false means DMA from device.
dwDMABufSize	Size of the DMA buffer allocated in user space.
tfrDesc	Pointer to a transfer information structure.
u32LocalAddr	Local FPGA address of the DMA source or destination inside the board.

bool AlphiBoard::DMARoutine (DWORD dwDMABufSize, uint32_t u32LocalAddr, bool fPolling, bool fToDev, TransferDesc * tfrDesc)

void AlphiBoard::DMATransfer (TransferDesc * tfrDesc, bool fPolling)

DWORD AlphiBoard::enableInterrupts (uint16_t mask = 0xfffff)

Enable PCIe interrupts.

Enable the generation of PCIe interrupts by the board's PCIe interface. Enable the reception of PCIe interrupts by the Windows driver.

Parameters

mask	Optional bit map of which local interrupt line is enabled (board dependent.) If
	not used, default to 0xffff - all local interrupts allowed.

Return values

Status	code	

volatile void * AlphiBoard::getBar0Address (size_t offset)

Return a pointer to an object in BAR 0.

Parameters

	offset	Offset in BAR0	
Return values			
	Pointer	to the object	

volatile void * AlphiBoard::getBar2Address (size_t offset)

Return a pointer to an object in BAR 2.

ALPHI TECHNOLOGY CORP. Page 11 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

Parameters

	offset	Offset in BAR2			
R	Return values				
	Pointer	to the object			

volatile void * AlphiBoard::getBar3Address (size_t offset)

Return a pointer to an object in BAR 3.

BAR3 is used on a few board to locate dual-ported RAM.

Parameters

	offset	Offset in BAR3	i		
Re	Return values				
	Pointer	to the object	ı		

uint32_t AlphiBoard::getFpgalD ()

Get the FPGA ID of.

Returns

The FPGA ID.

time_t AlphiBoard::getFpgaTimeStamp ()

Return the timestamp corresponding to when the FPGA was compiled.

Returns

a timestamp.

DWORD AlphiBoard::getIntResults (MINIPCIE_INT_RESULT * intResult)

DWORD AlphiBoard::hookInterruptServiceRoutine (MINIPCIE_INT_HANDLER uicr)

Set an interrupt handling routine.

Parameters

uicr	user callback routine typedef void (stdcall
	*UsersIntCompletionRoutine)(void *, uint32_t);

Returns

ERRCODE_NO_ERROR if successful.

DWORD AlphiBoard::hookInterruptServiceRoutine (uint32_t mask, MINIPCIE_INT_HANDLER uicr, void * userData)

Setup the interrupt of the board.

Specify and interrupt service routine and enable the interrupts.

ALPHI TECHNOLOGY CORP. Page 12 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

Parameters

mask	board dependent interrupt mask.
uicr	pointer to the interrupt service routine.
userData	Value sent to the interrupt service routine as parameter.

Returns

WD_STATUS_SUCCESS when the operation succeeded WD_INVALID_PARAMETER if the board is not opened WD_OPERATION_FAILED if the board does not have an interrupt resource WD_OPERATION_ALREADY_DONE if there is already an isr active for the interrupt.

void AlphiBoard::hwDMAInterruptDisable ()[virtual]

Reimplemented in **PCIeMini_CAN_FD** (*p.38*).

bool AlphiBoard::hwDMAInterruptEnable (MINIPCIE_INT_HANDLER *MyDmaIntHandler*, void * *pDMA*)[virtual]

Reimplemented in **PCIeMini_CAN_FD** (*p.38*).

void AlphiBoard::hwDMAProgram (WD_DMA_PAGE * Page, DWORD dwPages, bool
fToDev, uint32_t u32LocalAddr, TransferDesc * tfrDesc)[virtual]

Reimplemented in **PCIeMini_CAN_FD** (*p.38*).

void AlphiBoard::hwDMAStart (TransferDesc * tfrDesc)[virtual]

Reimplemented in **PCIeMini_CAN_FD** (*p.38*).

bool AlphiBoard::hwDMAWaitForCompletion (TransferDesc * tfrDesc, bool fPolling)[virtual]

Reimplemented in **PCIeMini_CAN_FD** (*p.39*).

bool AlphiBoard::IsValidDevice (const CHAR * sFunc)

Validate a WDC device handle.

Parameters

	sFunc	C-string with name of the function e.g. "IntEnable"	
R	Return values		
	true	if the device context exists.	

static void AlphiBoard::MsSleep (int ms)[inline], [static]

Millisecond Delay Function.

HRESULT AlphiBoard::Open (int brdNbr)

ALPHI TECHNOLOGY CORP. Page 13 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

Open a board.

Establishes a connection to a board.

Parameters

brdNbr	the board index to open.

Returns

WD_DEVICE_NOT_FOUND if there is no board corresponding to the number

DWORD AlphiBoard::reset ()[inline]

reset some of the board resources

void AlphiBoard::setVerbose (int vb)

set the verbose flag

The verbose value is used to send more information to the log file or console. It is only partially implemented.

Parameters

vb	Verbosity level.

DWORD AlphiBoard::unhookInterruptServiceRoutine ()

Disable the board interrupt.

Parameters

mask	board dependent interrupt mask.
uicr	pointer to the interrupt service routine.

Returns

WD_STATUS_SUCCESS when the operation succeeded WD_INVALID_PARAMETER if the board is not opened WD_OPERATION_FAILED if the board does not have an interrupt resource WD_OPERATION_ALREADY_DONE if there the interrupt is already disabled.

Member Data Documentation

LinearAddress AlphiBoard::bar0

Memory descriptor for the BAR0 in user memory.

LinearAddress AlphiBoard::bar2

Memory descriptor for the BAR2 in user memory.

LinearAddress AlphiBoard::bar3

Memory descriptor for the BAR3 in user memory.

ALPHI TECHNOLOGY CORP. Page 14 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

PcieCra* AlphiBoard::cra

PCIe Interface instance.

DWORD AlphiBoard::libStatus

Status returned when trying to open the Jungo library. If it is not WD_STATUS_SUCCESS, the initialization failed.

WD_DMA* AlphiBoard::pDma

Jungo DMA structure.

BoardVersion* AlphiBoard::sysid

Board identification.

int AlphiBoard::verbose

Flag used by various functions to determine the amount of messages to generate.

The documentation for this class was generated from the following files:

- C:/Alphi/PCIeMiniSoftware/include/AlphiBoard.h
- C:/Alphi/PCIeMiniSoftware/PCIeMini_lib/AlphiBoard.cpp
- C:/Alphi/PCIeMiniSoftware/PCIeMini_lib/**AlphiBoard_dma.cpp**
- $C:/Alphi/PCIeMiniSoftware/PCIeMini_lib/{\bf AlphiBoard_irq.cpp}$

ALPHI TECHNOLOGY CORP. Page 15

AlteraDma Class Reference

Low level SPI interface to the SPI hardware. #include <AlteraDma.h>

Public Member Functions

- AlteraDma (volatile void *dmaAddress) Constructor.
- int **prepare** (void *data, uint32_t len, **alt_rxchan_done** *done, void *handle)
- int space ()
- int **send** (const void *from, uint32_t len, **alt_txchan_done** *done, void *handle)
- int **tx ioctl** (int req, void *arg)
- int rx_ioctl (int req, void *arg)
- int **ioctl** (int req, void *arg)
- void launch bidir (TransferDesc *t)
- void launch_txonly (TransferDesc &t)
- void launch_rxonly (TransferDesc &t)
- void reset ()
- char * statusToString (char *buffer)
- char * controlToString (char *buffer)
- void print (const char *title=0)
- void irq (void *context, uint32_t id)
- uint32_t getStatus ()
- uint32_t getLength ()

Detailed Description

Low level SPI interface to the SPI hardware.

Constructor & Destructor Documentation

AlteraDma::AlteraDma (volatile void * dmaAddress)

Constructor.

Initialise and register the transmit and receive channels for a given physical DMA device.

Parameters

dmaAddress Address of the DMA controller in user space.

Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

Member Function Documentation

```
char* AlteraDma::controlToString (char * buffer)[inline]
uint32_t AlteraDma::getLength ()[inline]
uint32_t AlteraDma::getStatus ()[inline]
int AlteraDma::ioctl (int req, void * arg)
void AlteraDma::irq (void * context, uint32_t id)
void AlteraDma::launch_bidir (TransferDesc * t)
void AlteraDma::launch_rxonly (TransferDesc & t)
void AlteraDma::launch_txonly (TransferDesc & t)
int AlteraDma::prepare (void * data, uint32_t len, alt_rxchan_done * done, void *
handle)
void AlteraDma::print (const char * title = 0)[inline]
void AlteraDma::reset ()[inline]
int AlteraDma::rx_ioctl (int req, void * arg)
int AlteraDma::send (const void * from, uint32_t len, alt_txchan_done * done, void *
handle)
int AlteraDma::space ()
char* AlteraDma::statusToString (char * buffer)[inline]
int AlteraDma::tx ioctl (int reg, void * arg)
```


The documentation for this class was generated from the following files:

- C:/Alphi/PCIeMiniSoftware/include/AlteraDma.h
- $\bullet \quad C:/Alphi/PCIeMiniSoftware/PCIeMini_lib/{\bf AlteraDma.cpp}$

AlteraSpi Class Reference

Low level SPI interface to the SPI hardware. #include <AlteraSpi.h>

Inheritance diagram for AlteraSpi:



Public Member Functions

- **AlteraSpi** (volatile void *addr, uint8_t width=1) *Constructor.*
- int sendSpiCommand (uint32_t slave, uint32_t write_length, const uint32_t *write_data, uint32_t read_length, uint32_t *read_data, uint32_t flags)
 Send an SPI command.
- volatile uint32_t **getRxData** ()

 Get the content of the receive data register.
- volatile uint32_t **getStatus** ()
- void resetStatus ()
- void setTxData (uint32_t data)
- void setControl (uint32_t data)
- void **selectSlave** (volatile uint32 t data)

Static Public Attributes

- static const uint32_t status_ROE_mask = 0x0008
 Receive overrun error.
- static const uint32_t **status_TOE_mask** = 0x0010 *Transmitter-overrun error*.
- static const uint32_t status_TMT_mask = 0x0020
 Transmitter shift-register empty.
- static const uint32_t status_TRDY_mask = 0x0040
 Transmitter ready.
- static const uint32_t status_RRDY_mask = 0x0080 Receiver ready.

Protected Attributes

- volatile uint32_t * base
- uint8_t wordSize
- int $\mathbf{rxData}_{\mathbf{index}} = 0$

ALPHI TECHNOLOGY CORP. Page 18 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

- int \mathbf{txData} index = 1
- int **status_Index** = 2
- int **control_index** = 3
- int slaveSelect_index = 5

Detailed Description

Low level SPI interface to the SPI hardware.

Constructor & Destructor Documentation

AlteraSpi::AlteraSpi (volatile void * addr, uint8_t width = 1)

Constructor.

Called only when the board is opened.

Parameters

addr	Pointer to the device in user space.
width	Word size in byte, default is 1.

Member Function Documentation

volatile uint32_t AlteraSpi::getRxData ()[inline]

Get the content of the receive data register.

Return values

•	rain raidoo		
	Content	of the receive data register	

volatile uint32 t AlteraSpi::getStatus ()[inline]

void AlteraSpi::resetStatus ()[inline]

void AlteraSpi::selectSlave (volatile uint32_t data)[inline]

int AlteraSpi::sendSpiCommand (uint32_t slave, uint32_t write_length, const uint32_t * write_data, uint32_t read_length, uint32_t * read_data, uint32_t flags)

Send an SPI command.

This is a very simple routine which performs one SPI master transaction. It would be possible to implement a more efficient version using interrupts and sleeping threads but this is probably not worthwhile initially.

Parameters

slave	Slave number select 0-31
write_length	Number of bytes to send
write_data	A pointer to the buffer containing the data to write
read_length	Number of bytes to receive
read_data	A pointer to the buffer where the received data is going

ALPHI TECHNOLOGY CORP.

Page 19

REV 1.0

flags	A bit mask, only ALT_AVALON_SPI_COMMAND_TOGGLE_SS_N is used.	
Return values		
Number	of bytes read - in SPI read and write are simultaneous so it cannot be 0.	

void AlteraSpi::setControl (uint32_t data)[inline]

void AlteraSpi::setTxData (uint32_t data)[inline]

Member Data Documentation

volatile uint32_t* AlteraSpi::base [protected]

int AlteraSpi::control_index = 3[protected]

int AlteraSpi::rxData_index = 0 [protected]

int AlteraSpi::slaveSelect_index = 5[protected]

int AlteraSpi::status_Index = 2[protected]

const uint32_t AlteraSpi::status_ROE_mask = 0x0008[static]

Receive - overrun error.

The ROE bit is set to 1 if new data is received while the rxdata register is full(that is, while the RRDY bit is 1). In this case, the new data overwrites the old. Writing to the status register clears the ROE bit to 0.

const uint32_t AlteraSpi::status_RRDY_mask = 0x0080[static]

Receiver ready.

The RRDY bit is set to 1 when the rxdata register is full.

const uint32_t AlteraSpi::status_TMT_mask = 0x0020[static]

Transmitter shift-register empty.

In master mode, the TMT bit is set to 0 when a transaction is in progress and set to 1 when the shift register is empty.

const uint32_t AlteraSpi::status_TOE_mask = 0x0010[static]

Transmitter-overrun error.

The TOE bit is set to 1 if new data is written to the txdata register while it is still full (that is, while the TRDY bit is 0). In this case, the new data is ignored. Writing to the status register clears the TOE bit to 0.

const uint32_t AlteraSpi::status_TRDY_mask = 0x0040[static]

ALPHI TECHNOLOGY CORP. Page 20 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

Transmitter ready.

The TRDY bit is set to 1 when the txdata register is empty.

int AlteraSpi::txData_index = 1 [protected]

uint8_t AlteraSpi::wordSize[protected]

The documentation for this class was generated from the following files:

- C:/Alphi/PCIeMiniSoftware/include/**AlteraSpi.h**
- $\bullet \quad C:/Alphi/PCIeMiniSoftware/PCIeMini_lib/{\bf AlteraSpi.cpp}$

ALPHI TECHNOLOGY CORP. Page 21 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

BoardVersion Class Reference

Board Hardware identification and version. #include <AlphiBoard.h>

Public Member Functions

- **BoardVersion** (volatile uint32_t *addr) constructor
- uint32_t getVersion ()

Version, if there is one programmed on the board hardware. Typically 0.

time_t getTimeStamp()

Date when the board firmware was compiled.

Detailed Description

Board Hardware identification and version.

Constructor & Destructor Documentation

BoardVersion::BoardVersion (volatile uint32_t * addr)

constructor

This constructor reads the chip register to initialize the data. It is called by the open and should not be called by the user.

Parameters

addr	Offset to the sysid controller in the BAR2 address space

Member Function Documentation

time t BoardVersion::getTimeStamp ()

Date when the board firmware was compiled.

Return FPGA time stamp.

Date and time when the board firmware was compiled, it can be used to identify the version of the hardware.

uint32_t BoardVersion::getVersion ()

Version, if there is one programmed on the board hardware. Typically 0.

Return the board type.

ALPHI TECHNOLOGY CORP. Page 22 Copyright ALPHI Technology Corporation, 2020 Part Number: 928-25-001-0210

The documentation for this class was generated from the following files:

- C:/Alphi/PCIeMiniSoftware/include/ AlphiBoard.h
- C:/Alphi/PCIeMiniSoftware/PCIeMini_lib/**AlphiBoard.cpp**

IrigDecoder::IrigDate Struct Reference

#include <IrigDecoder.h>

Public Attributes

- int tm_sec
- int **tm_min**
- int tm_hour
- int tm_yday
- int tm_year

Member Data Documentation

int IrigDecoder::IrigDate::tm_hour

int IrigDecoder::IrigDate::tm_min

int IrigDecoder::IrigDate::tm_sec

int IrigDecoder::IrigDate::tm_yday

int IrigDecoder::IrigDate::tm_year

The documentation for this struct was generated from the following file:

• C:/Alphi/PCIeMiniSoftware/include/**IrigDecoder.h**

ALPHI TECHNOLOGY CORP. Page 24

IrigDecoder Class Reference

#include <IrigDecoder.h>

Classes

struct IrigDate

Public Member Functions

- IrigDecoder (volatile void *addr)
- uint32 t getTimeRaw ()
- void **getTime** (**IrigDate** *ttm)
- uint32_t getDayRaw ()
- void **getDay** (**IrigDate** *ttm)
- uint32_t getSecond ()
- void **getIrigDate** (struct tm *t)

Constructor & Destructor Documentation

IrigDecoder::IrigDecoder (volatile void * addr)[inline]

Member Function Documentation

```
void IrigDecoder::getDay (IrigDate * ttm)[inline]
uint32_t IrigDecoder::getDayRaw ()[inline]
void IrigDecoder::getIrigDate (struct tm * t)[inline]
uint32_t IrigDecoder::getSecond ()[inline]
void IrigDecoder::getTime (IrigDate * ttm)[inline]
uint32_t IrigDecoder::getTimeRaw ()[inline]
```

The documentation for this class was generated from the following file:

• C:/Alphi/PCIeMiniSoftware/include/IrigDecoder.h

Page 25 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

LinearAddress Struct Reference

Memory Segment Descriptor. #include <AlphiBoard.h>

Public Attributes

- void * Address Linear address.
- size_t Length Length of the mapping.

Detailed Description

Memory Segment Descriptor.

Member Data Documentation

void* LinearAddress::Address

Linear address.

size_t LinearAddress::Length

Length of the mapping.

The documentation for this struct was generated from the following file:

• C:/Alphi/PCIeMiniSoftware/include/AlphiBoard.h

Page 26 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

MINIPCIE_DEV_CTX Struct Reference

Minipcie Device Information Structure. #include <AlphiBoard.h>

Public Attributes

- $MINIPCIE_INT_HANDLER\ func Diag Int Handler$ Interrupt handler routine.
- MINIPCIE_EVENT_HANDLER funcDiagEventHandler Event handler routine.
- void * userData Data passed to the interrupt routine.

Detailed Description

Minipcie Device Information Structure.

Member Data Documentation

MINIPCIE_EVENT_HANDLER MINIPCIE_DEV_CTX::funcDiagEventHandler

Event handler routine.

MINIPCIE_INT_HANDLER MINIPCIE_DEV_CTX::funcDiagIntHandler

Interrupt handler routine.

void* MINIPCIE_DEV_CTX::userData

Data passed to the interrupt routine.

The documentation for this struct was generated from the following file:

• C:/Alphi/PCIeMiniSoftware/include/AlphiBoard.h

Page 27 ALPHI TECHNOLOGY CORP.

MINIPCIE_INT_RESULT Struct Reference

Interrupt result information structure.
#include <AlphiBoard.h>

Public Attributes

DWORD dwCounter

Number of interrupts received.

DWORD dwLost

Number of interrupts not yet handled.

• WD_INTERRUPT_WAIT_RESULT waitResult

See WD_INTERRUPT_WAIT_RESULT values in windrvr.h.

DWORD dwEnabledIntType

Interrupt type that was actually enabled (MSI/MSI-X/Level Sensitive/Edge-Triggered)

• DWORD dwLastMessage

Detailed Description

Interrupt result information structure.

Member Data Documentation

DWORD MINIPCIE_INT_RESULT::dwCounter

Number of interrupts received.

DWORD MINIPCIE_INT_RESULT::dwEnabledIntType

Interrupt type that was actually enabled (MSI/MSI-X/Level Sensitive/Edge-Triggered)

DWORD MINIPCIE_INT_RESULT::dwLastMessage

Message data of the last received MSI/MSI-X (Windows Vista and higher); N/A to line-based interrupts)

DWORD MINIPCIE_INT_RESULT::dwLost

Number of interrupts not yet handled.

WD_INTERRUPT_WAIT_RESULT MINIPCIE_INT_RESULT::waitResult

See WD_INTERRUPT_WAIT_RESULT values in windrvr.h.

ALPHI TECHNOLOGY CORP. Page 28 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

The documentation for this struct was generated from the following file

 $\bullet \quad C:/Alphi/PCIeMiniSoftware/include/{\bf AlphiBoard.h}$

ALPHI TECHNOLOGY CORP. Page 29 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

ParallelInput Class Reference

Alphi Avalon Pio controller class. #include <ParallelInput.h>

Public Member Functions

- ParallelInput (volatile void *addr)
- PCIeMini_status reset () Reset the PIO.
- uint32_t getData ()
- uint32_t getIrqEnable ()

Retrieve the interrupt mask.

uint32_t setIrqEnable (uint32_t mask)

Enable bits in the interrupt mask.

uint32_t setIrqDisable (uint32_t mask)

Disable bits in the interrupt mask.

- uint32_t getIrqStatus ()
- uint32_t resetIrq ()
- PCIeMini_status clearIrqStatus (uint32_t mask)

Public Attributes

- volatile uint32 t * base
- int $data_index = 0$
- int **polarity_index** = 1

polarity: when set to 1, the interrupt is requested if the corresponding bit is low.

int $edgeReg_Index = 2$

edge register: when a bit is set to 1, the interrupt is generated on an edge

- int **irqStatus_index** = 3
- int irgEnable index = 4
- int **direction index** = 5
- int **dataOut_index** = 6
- int **irqDelay_index** = 7

Static Public Attributes

- static const uint16_t **CAP_INPUT** = 0x01
- static const uint16_t **CAP_OUTPUT** = 0x02
- static const uint16_t **CAP_INPUT_OUTPUT** = 0x03

Detailed Description

Alphi Avalon Pio controller class.

Page 30 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

Constructor & Destructor Documentation

ParallelInput::ParallelInput (volatile void * addr) [inline]

Member Function Documentation

PCleMini_status ParallelInput::clearlrqStatus (uint32_t mask)[inline]

uint32_t ParallelInput::getData()[inline]

uint32_t ParallelInput::getIrqEnable ()[inline]

Retrieve the interrupt mask.

Returns 1 for the bits corresponding to input bits able to generate interrupts. On outputonly devices, it will return 0.

Return values

A 32-bit bit map of which bit can generate in	nterrupts.
---	------------

uint32_t ParallelInput::getIrqStatus ()[inline]

PCleMini_status ParallelInput::reset ()[inline]

Reset the PIO.

Whenever supported, set the direction register to all input, the data register to 0, and disable interrupts.

Return values

Always	success			

uint32_t ParallelInput::resetIrq ()[inline]

uint32_t ParallelInput::setIrqDisable (uint32_t mask)[inline]

Disable bits in the interrupt mask.

Returns 1 for the bits corresponding to input bits able to generate interrupts. On outputonly devices, it will return 0.

Parameters

	mask	a bit mask of which bits to disable			
Re	Return values				
	A	32-bit bit map of which bit can generate interrupts.			

uint32_t ParallelInput::setIrqEnable (uint32_t mask)[inline]

Enable bits in the interrupt mask.

Returns 1 for the bits corresponding to input bits able to generate interrupts. On outputonly devices, it will return 0.

ALPHI TECHNOLOGY CORP. Page 31 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

Parameters

	mask	a bit mask of which bits to enable		
Return values				
	A	32-bit bit map of which bit can generate interrupts.		

Member Data Documentation

volatile uint32_t* ParallelInput::base

const uint16_t ParallelInput::CAP_INPUT = 0x01[static]

const uint16_t ParallelInput::CAP_INPUT_OUTPUT = 0x03[static]

const uint16_t ParallelInput::CAP_OUTPUT = 0x02[static]

int ParallelInput::data_index = 0

int ParallelInput::dataOut_index = 6

int ParallelInput::direction_index = 5

int ParallelInput::edgeReg_Index = 2

edge register: when a bit is set to 1, the interrupt is generated on an edge

int ParallelInput::irqDelay_index = 7

int ParallelInput::irqEnable_index = 4

int ParallelInput::irqStatus_index = 3

int ParallelInput::polarity_index = 1

polarity: when set to 1, the interrupt is requested if the corresponding bit is low.

The documentation for this class was generated from the following file:

 $\bullet \quad C:/Alphi/PCIeMiniSoftware/include/ \textbf{ParallelInput.h}$

PcieCra Class Reference

PCIe CRA module controller class. #include <PcieCra.h>

Public Member Functions

- **PcieCra** (volatile void *cra_addr) constructor
- void **reset** ()

 Reset the CRA PCIe interface.
- uint32_t **getIrqStatus** () return the interrupt status of the local IRQ lines
- void **setIrqEnableMask** (uint32_t mask) Enable/disable the interrupts.
- uint32_t **getIrqEnableMask** () return the interrupt enable mask
- PCIeMini_status setTxsAvlAddress (uint32_t txs_addr, uint64_t pageSize, uint16_t nbrOfEntries)
 Set the local Avalon address for the PCIe txs port.
- **PCIeMini_status getMappedAddress** (uint64_t pcieAddress, int tableEntry, uint32_t *localAddress)

 Calculate the DMA address through the txs.
- int **setTrEntry** (int entryNbr, bool is64bitAddress, uint64_t pcieAddress) *program an entry in the translation table*

Detailed Description

PCIe CRA module controller class.

This is a limited software interface to the CRA module of the PCIe adapter that:

- allows to enable/disable the interrupt requests to the PCIe bus and check the status of the local interrupt request lines.
- allows some DMA to/from the PC

Parameters

txs_addr	Address of the txs interface of the PCIe interface chip, in the Avalon address
	space. It is used to program the DMA controller.

ALPHI TECHNOLOGY CORP. Page 33 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

Constructor & Destructor Documentation

PcieCra::PcieCra (volatile void * cra_addr)

constructor

This constructor should be only called when the board is opened.

Parameters

cra_addr	Address of the CRA in user space.	
----------	-----------------------------------	--

Member Function Documentation

uint32_t PcieCra::getlrqEnableMask ()

return the interrupt enable mask

uint32_t PcieCra::getlrqStatus ()

return the interrupt status of the local IRQ lines

In order for the PCIe interface to request an interrupt on the PCIe bus, the bit needs to be set in this register, and the corresponding bit should be set in the interrupt mask register.

Calculate the DMA address through the txs.

Parameters

pcieAddress	PCIe address of the PC memory
tableEntry	entry number in the translation table
localAddress	Address to program in the DMA to access the txs port of the PCIe controller

void PcieCra::reset ()

Reset the CRA PCIe interface.

Disable interrupts.

void PcieCra::setlrqEnableMask (uint32_t mask)

Enable/disable the interrupts.

Parameters

mask	bit mask of enabled interrupts

int PcieCra::setTrEntry (int entryNbr, bool is64bitAddress, uint64_t pcieAddress)

program an entry in the translation table

ALPHI TECHNOLOGY CORP. Page 34 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

Parameters

entryNbr	Index of the entry to set up.
is64bitAddress	True if the address of the target location is a 64-bit address
pcieAddress	Address of the target location

PCIeMini_status PcieCra::setTxsAvIAddress (uint32_t txs_addr, uint64_t pageSize, uint16 t nbrOfEntries)

Set the local Avalon address for the PCIe txs port.

For example, if the core is configured with an address translation table with the following attributes:

- Number of Address Pages—16
 - Size of Address Pages—1 MByte
 - PCI Express Address Size—64 bits then the values in Figure 4–12 are :
- N = 20 (due to the 1 MByte page size)
 - Q = 16 (number of pages)
 - M = 24 (20 + 4 bit page selection)
 - P = 64 In this case, the Avalon address is interpreted as follows:
- Bits[31:24] select the TX slave module port from among other slaves connected to the same master by the system interconnect fabric. The decode is based on the base addresses assigned in Qsys.
 - Bits[23:20] select the address translation table entry.
 - Bits[63:20] of the address translation table entry become PCI Express address bits [63:20].
 - Bits[19:0] are passed throughand become PCI Express address bits[19:0]. The address
 translation table can be hardwired or dynamically configured at run time. When the IP
 core is parameterized for dynamic address translation, the address translation table is
 implemented in memoryand can be accessed through the CRA slave module. This access
 mode is useful in a typical PCI Express system where address allocation occurs after
 BIOS initialization.
 - Number of Address Pages—2
 - Size of Address Pages—16 MByte
 - PCI Express Address Size—64 bits then the values in Figure 4–12 are :
- N = 24 (due to the 16 MByte page size)
 - Q = 2 (number of pages)
 - M = 25 (24 + 1 bit page selection)
 - P = 64 In this case, the Avalon address is interpreted as follows:
- Bits[31:24] select the TX slave module port from among other slaves connected to the same master by the system interconnect fabric. The decode is based on the base addresses assigned in Qsys.
 - Bits[24] select the address translation table entry.
 - Bits[63:25] of the address translation table entry become PCI Express address bits [63:20].
 - Bits[23:0] are passed throughand become PCI Express address bits[19:0]. The address
 translation table can be hardwired or dynamically configured at run time. When the IP
 core is parameterized for dynamic address translation, the address translation table is
 implemented in memoryand can be accessed through the CRA slave module. This access
 mode is useful in a typical PCI Express system where address allocation occurs after
 BIOS initialization.

Parameters

txs_addr	Local Avalon Address of the txs area
nbrOfEntries	Number of table entries used to calculate the bit pattern
pageSize	size of each translation page (this is currently ignored, hard coded)

ALPHI TECHNOLOGY CORP. Page 35 REV 1.0
Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

The documentation for this class was generated from the following files:

- C:/Alphi/PCIeMiniSoftware/include/**PcieCra.h**
- C:/Alphi/PCIeMiniSoftware/PCIeMini_lib/**PcieCra.cpp**


Page 36 ALPHI TECHNOLOGY CORP.

PCIeMini_CAN_FD Class Reference

PCIeMini_CAN_FD controller board object.

#include <PCIeMini CAN FD.h>

Inheritance diagram for PCIeMini_CAN_FD:



Public Member Functions

- PCIeMini_CAN_FD ()
- PCIeMini_status open (int brdNbr)

Open: connect to an actual board.

• PCIeMini_status close ()

Close the connection to a board object and free the resources.

PCIeMini_status reset ()

Reset the board controllers.

- void **hwDMAStart** (**TransferDesc** *tfrDesc)
- bool hwDMAWaitForCompletion (TransferDesc *tfrDesc, bool fPolling)
- bool hwDMAInterruptEnable (MINIPCIE_INT_HANDLER MyDmaIntHandler, void *pDMA)
- void **hwDMAInterruptDisable** ()
- void hwDMAProgram (WD_DMA_PAGE *Page, DWORD dwPages, bool fToDev, uint32_t u32LocalAddr, TransferDesc *tfrDesc)

program the local devices (DMA and CRA) for the DMA

Public Attributes

- TCAN4550 * can [nbrOfCanInterfaces]
- CanFdNiosComm * canNios
- AlteraPio * controlRegister

Interface to the board control register.

AlteraPio * ledPio

Interface to the board control register.

- ParallelInput * input0
- ParallelInput * input1
- IrigDecoder * irig
- AlteraDma * dma
- volatile uint32_t * dpr
- volatile uint16_t * mddr

Static Public Attributes

• static const uint8_t **nbrOfCanInterfaces** = 4

ALPHI TECHNOLOGY CORP.

Page 37

REV 1.0

- static const uint32_t **dpr_offset** = 0x4000
- static const uint32_t **dpr_length** = 0x400

Additional Inherited Members

Detailed Description

PCIeMini_CAN_FD controller board object.

Constructor & Destructor Documentation

PCleMini_CAN_FD::PCleMini_CAN_FD ()

The constructor does not take any parameter. The board is not actually usable until the open method connects it to real hardware.

Member Function Documentation

PCleMini_status PCleMini_CAN_FD::close ()

Close the connection to a board object and free the resources.

Returns

ERRCODE_NO_ERROR if successful.

void PCleMini_CAN_FD::hwDMAInterruptDisable ()[virtual]

Reimplemented from **AlphiBoard** (p.13).

bool PCleMini_CAN_FD::hwDMAInterruptEnable (MINIPCIE_INT_HANDLER MyDmaIntHandler, void * pDMA)[virtual]

Reimplemented from **AlphiBoard** (p.13).

void PCleMini_CAN_FD::hwDMAProgram (WD_DMA_PAGE * Page, DWORD
dwPages, bool fToDev, uint32_t u32LocalAddr, TransferDesc * tfrDesc)[virtual]

program the local devices (DMA and CRA) for the DMA

Parameters

fToDev	When true DMA to device, when false DMA from device.

Reimplemented from **AlphiBoard** (p.13).

void PCleMini_CAN_FD::hwDMAStart (TransferDesc * tfrDesc)[virtual]

Reimplemented from **AlphiBoard** (p.13).

ALPHI TECHNOLOGY CORP. Page 38 REV 1.0
Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

bool PCleMini_CAN_FD::hwDMAWaitForCompletion (TransferDesc * tfrDesc, bool fPolling)[virtual]

Reimplemented from **AlphiBoard** (p.13).

PCIeMini status PCIeMini CAN FD::open (int brdNbr)

Open: connect to an actual board.

Parameters

brdNbr	The board number is actually system dependent but if you have only one
	board, it should be 0.

Returns

ERRCODE_NO_ERROR if successful.

PCleMini_status PCleMini_CAN_FD::reset ()

Reset the board controllers.

Returns

ERRCODE_NO_ERROR if successful.

Member Data Documentation

TCAN4550* PCleMini_CAN_FD::can[nbrOfCanInterfaces]

CanFdNiosComm* PCleMini_CAN_FD::canNios

AlteraPio* PCleMini_CAN_FD::controlRegister

Interface to the board control register.

Page 39 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020 Part Number:

AlteraDma* PCIeMini_CAN_FD::dma

volatile uint32_t* PCleMini_CAN_FD::dpr

const uint32_t PCleMini_CAN_FD::dpr_length = 0x400[static]

const uint32_t PCleMini_CAN_FD::dpr_offset = 0x4000[static]

ParallelInput* PCleMini_CAN_FD::input0

ParallelInput* PCleMini_CAN_FD::input1

IrigDecoder* PCleMini_CAN_FD::irig

AlteraPio* PCIeMini_CAN_FD::ledPio

Interface to the board control register.

volatile uint16_t* PCleMini_CAN_FD::mddr

const uint8_t PCleMini_CAN_FD::nbrOfCanInterfaces = 4[static]

The documentation for this class was generated from the following files:

- C:/Alphi/PCIeMiniSoftware/include/**PCIeMini_CAN_FD.h**
- PCIe_Mini_CAN_FD.cpp

Page 40 Copyright ALPHI Technology Corporation, 2020 Part Number: 928-25-001-0210

TCAN4550 Class Reference

#include <TCAN4550.h>

Public Member Functions

- TCAN4550 (volatile void *addr, AlteraPio *rstPio, ParallelInput *status0, uint8_t nbr)
- void reset ()
- void enableIrq ()
- void disableIrq ()
- bool MCAN_EnableProtectedRegisters (void)

Enable Protected MCAN Registers.

• bool MCAN_DisableProtectedRegisters (void)

Disable Protected MCAN Registers.

- bool MCAN_ConfigureCCCRRegister (TCAN4x5x_MCAN_CCCR_Config *cccr) Configure the MCAN CCCR Register.
- void MCAN_ReadCCCRRegister (TCAN4x5x_MCAN_CCCR_Config *cccrConfig)
 Read the MCAN CCCR configuration register.
- void MCAN_ReadDataTimingFD_Simple (TCAN4x5x_MCAN_Data_Timing_Simple *dataTiming)

Reads the MCAN data time settings, using the simple struct.

 void MCAN_ReadDataTimingFD_Raw (TCAN4x5x_MCAN_Data_Timing_Raw *dataTiming)

Reads the MCAN data time settings, using the raw MCAN struct.

• bool MCAN_ConfigureDataTiming_Simple (TCAN4x5x_MCAN_Data_Timing_Simple *dataTiming)

Writes the MCAN data time settings, using the simple data timing struct.

 bool MCAN_ConfigureDataTiming_Raw (TCAN4x5x_MCAN_Data_Timing_Raw *dataTiming)

Writes the MCAN data time settings, using the raw MCAN data timing struct.

• void MCAN_ReadNominalTiming_Simple (TCAN4x5x_MCAN_Nominal_Timing_Simple *nomTiming)

Reads the MCAN nominal/arbitration time settings, using the simple timing struct.

void MCAN_ReadNominalTiming_Raw (TCAN4x5x_MCAN_Nominal_Timing_Raw *nomTiming)

Reads the MCAN nominal/arbitration time settings, using the raw MCAN timing struct.

• bool MCAN_ConfigureNominalTiming_Simple (TCAN4x5x_MCAN_Nominal_Timing_Simple *nomTiming)

Writes the MCAN nominal timing settings, using the simple nominal timing struct.

ALPHI TECHNOLOGY CORP. Page 41 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

• bool MCAN_ConfigureNominalTiming_Raw (TCAN4x5x_MCAN_Nominal_Timing_Raw *nomTiming)

Writes the MCAN nominal timing settings, using the raw MCAN nominal timing struct.

- bool **MRAM_Configure** (**TCAN4x5x_MRAM_Config** *MRAMConfig) *Configures the MRAM registers.*
- void MRAM_Clear (void)
 Clear (Zero-fill) the contents of MRAM.
- void MCAN_ReadInterrupts (TCAN4x5x_MCAN_Interrupts *ir) Read the MCAN interrupts.
- void MCAN_ClearInterrupts (TCAN4x5x_MCAN_Interrupts *ir) Clear the MCAN interrupts.
- void MCAN_ClearInterruptsAll (void) Clear all MCAN interrupts.
- void MCAN_ReadInterruptEnable (TCAN4x5x_MCAN_Interrupt_Enable *ie)

 Read the MCAN interrupt enable register.
- void MCAN_ConfigureInterruptEnable (TCAN4x5x_MCAN_Interrupt_Enable *ie)

 Configures the MCAN interrupt enable register.
- uint8_t MCAN_ReadNextFIFO (TCAN4x5x_MCAN_FIFO_Enum FIFODefine, TCAN4x5x_MCAN_RX_Header *header, uint8_t dataPayload[])
 Read the next MCAN FIFO element.
- uint8_t MCAN_ReadRXBuffer (uint8_t bufIndex, TCAN4x5x_MCAN_RX_Header *header, uint8_t dataPayload[])
 Read the specified RX buffer element.
- uint32_t MCAN_WriteTXBuffer (uint8_t bufIndex, TCAN4x5x_MCAN_TX_Header *header, uint8_t dataPayload[])
 Write CAN message to the specified TX buffer.
- bool MCAN_TransmitBufferContents (uint8_t bufIndex)

 Transmit TX buffer contents of the specified tx buffer.
- bool MCAN_WriteSIDFilter (uint8_t filterIndex, TCAN4x5x_MCAN_SID_Filter *filter) Write MCAN Standard ID filter into MRAM.
- bool MCAN_WriteXIDFilter (uint8_t fifoIndex, TCAN4x5x_MCAN_XID_Filter *filter) Write MCAN Extended ID filter into MRAM.
- uint8_t MCAN_DLCtoBytes (uint8_t inputDLC)

ALPHI TECHNOLOGY CORP. Page 42 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

Converts the CAN message DLC hex value to the number of bytes it corresponds to.

• uint8_t MCAN_TXRXESC_DataByteValue (uint8_t inputESCValue)

Converts the MCAN ESC (Element Size) value to number of bytes that it corresponds to.

• uint16_t **Device_ReadDeviceVersion** (void)

Read the TCAN4x5x device version register.

• void **Device_ReadDeviceIdent** (uint32_t *id)

Read the TCAN4x5x device identification.

• void Device_ReadInterrupts (TCAN4x5x_Device_Interrupts *ir)

Read the device interrupts.

• void Device_ClearInterrupts (TCAN4x5x_Device_Interrupts *ir)

Clear the device interrupts.

• void Device_ClearInterruptsAll (void)

Clear all device interrupts.

• void Device_ReadInterruptEnable (TCAN4x5x_Device_Interrupt_Enable *ie)

Read the device interrupt enable register.

• bool Device_ConfigureInterruptEnable (TCAN4x5x_Device_Interrupt_Enable *ie)

Configures the device interrupt enable register.

• bool **Device_SetMode** (**TCAN4x5x_Device_Mode_Enum** modeDefine)

Sets the TCAN4x5x device mode.

• TCAN4x5x_Device_Mode_Enum Device_ReadMode (void)

Reads the TCAN4x5x device mode.

• bool Device_EnableTestMode (TCAN4x5x_Device_Test_Mode_Enum modeDefine)

Sets the TCAN4x5x device test mode.

• bool Device_DisableTestMode (void)

Disables the TCAN4x5x device test mode.

• TCAN4x5x_Device_Test_Mode_Enum Device_ReadTestMode (void)

Reads the TCAN4x5x device test mode.

• bool WDT_Configure (TCAN4x5x_WDT_Timer_Enum WDTtimeout)

Configure the watchdog.

• TCAN4x5x_WDT_Timer_Enum WDT_Read (void)

Read the watchdog configuration.

ALPHI TECHNOLOGY CORP. Page 43 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

- bool **WDT_Enable** (void) Enable the watchdog timer.
- bool WDT_Disable (void)
 Disable the watchdog timer.
- void **WDT_Reset** (void) Reset the watchdog timer.

Public Attributes

- uint8_t msgBufferOut [BUFF_LEN]
- uint8_t msgBufferIn [BUFF_LEN]
- int msgLength
- TcanInterface * can
- ParallelInput * status
- uint8 t slaveNbr

Static Public Attributes

static const int BUFF LEN = 256

Constructor & Destructor Documentation

TCAN4550::TCAN4550 (volatile void * addr, AlteraPio * rstPio, ParallelInput * status0, uint8_t nbr)[inline]

Member Function Documentation

void TCAN4550::Device_ClearInterrupts (TCAN4x5x_Device_Interrupts * ir)

Clear the device interrupts.

Will attempt to clear any interrupts that are marked as a '1' in the passed TCAN4x5x_Device_Interrupts struct

Parameters

*ir	is a pointer to a TCAN4x5x_Device_Interru	upts struct containi	ng the
	interrupt bit fields that will be updated		

void TCAN4550::Device_ClearInterruptsAll (void)

Clear all device interrupts.

Clears all device interrupts

bool TCAN4550::Device_ConfigureInterruptEnable (TCAN4x5x_Device_Interrupt_Enable * ie)

Configures the device interrupt enable register.

ALPHI TECHNOLOGY CORP. Page 44 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

Configures the device interrupt enable register based on the passed TCAN4x5x Device Interrupt Enable struct

Parameters

*ie	is a pointer to a TCAN4x5x_Device_Interrupt_Enable struct
	containing the desired enabled interrupt bits

Returns

true if configuration successfully done, false if not

bool TCAN4550::Device_DisableTestMode (void)

Disables the TCAN4x5x device test mode.

Returns

true if disabling test mode was successful, false if not

bool TCAN4550::Device_EnableTestMode (TCAN4x5x_Device_Test_Mode_Enum modeDefine)

Sets the TCAN4x5x device test mode.

Sets the TCAN4x5x device test mode based on the input modeDefine enum

Parameters

modeDefine	is an TCAN4x5x Device Test Mode Enum enum	
------------	---	--

Returns

true if configuration successfully done, false if not

void TCAN4550::Device_ReadDeviceIdent (uint32_t * id)

Read the TCAN4x5x device identification.

Parameters

id	an array of uint32_t for the results

Returns

The register value for the device version register

uint16_t TCAN4550::Device_ReadDeviceVersion (void)

Read the TCAN4x5x device version register.

Returns

The register value for the device version register

void TCAN4550::Device_ReadInterruptEnable (TCAN4x5x_Device_Interrupt_Enable * ie)

Read the device interrupt enable register.

ALPHI TECHNOLOGY CORP. Page 45 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

Reads the device interrupt enable register and updates the passed **TCAN4x5x Device Interrupt Enable** struct

Parameters

*ie	is a pointer to a TCAN4x5x_Device_Interrupt_Enable struct
	containing the interrupt bit fields that will be updated

void TCAN4550::Device_ReadInterrupts (TCAN4x5x_Device_Interrupts * ir)

Read the device interrupts.

Reads the device interrupts and updates a **TCAN4x5x_Device_Interrupts** struct that is passed to the function

Parameters

*ir	is a pointer to a TCAN4x5x_Device_Interrupts structure.	ct containing the
	interrupt bit fields that will be updated	

TCAN4x5x_Device_Mode_Enum TCAN4550::Device_ReadMode (void)

Reads the TCAN4x5x device mode.

Reads the TCAN4x5x device mode and returns a modeDefine enum

Returns

A TCAN4x5x Device Mode Enum enum of the current state

TCAN4x5x_Device_Test_Mode_Enum TCAN4550::Device_ReadTestMode (void)

Reads the TCAN4x5x device test mode.

Returns

an TCAN4x5x Device Test Mode Enum of the current device test mode

bool TCAN4550::Device_SetMode (TCAN4x5x_Device_Mode_Enum modeDefine)

Sets the TCAN4x5x device mode.

Sets the TCAN4x5x device mode based on the input modeDefine enum

Parameters

modeDefine	is an TCAN4x5x_Device_Mode_Enum enum

Returns

true if configuration successfully done, false if not

void TCAN4550::disablelrq ()[inline]

void TCAN4550::enableIrq ()[inline]

void TCAN4550::MCAN_ClearInterrupts (TCAN4x5x_MCAN_Interrupts * ir)

Clear the MCAN interrupts.

ALPHI TECHNOLOGY CORP. Page 46 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

Will attempt to clear any interrupts that are marked as a '1' in the passed TCAN4x5x MCAN Interrupts struct

Parameters

*ir	is a pointer to a TCAN4x5x_MCAN_Interrupts	struct containing the
	interrupt bit fields that will be updated	

void TCAN4550::MCAN_ClearInterruptsAll (void)

Clear all MCAN interrupts.

Clears all MCAN interrupts

bool TCAN4550::MCAN_ConfigureCCCRRegister (TCAN4x5x_MCAN_CCCR_Config * cccrConfig)

Configure the MCAN CCCR Register.

Configures the bits of the CCCR register to match the CCCR config struct

Warning

This function writes to protected MCAN registers

Note

Requires that protected registers have been unlocked using

 $\label{thm:configuration} $$ TCAN4x5x_MCAN_EnableProtectedRegisters() $$ and $$ TCAN4x5x_MCAN_DisableProtectedRegisters() $$ be used to lock the registers after configuration $$ $$ after $$ () $$ and $$ $$$

Parameters

*cccrConfig	is a pointer to a TCAN4x5x_MCAN_CCCR_Config struct containing the	
	configuration bits	

Returns

true if successfully enabled, otherwise return false

bool TCAN4550::MCAN_ConfigureDataTiming_Raw (TCAN4x5x_MCAN_Data_Timing_Raw * dataTiming)

Writes the MCAN data time settings, using the raw MCAN data timing struct.

Writes the data timing information to MCAN using the input from the *dataTiming pointer

Warning

This function writes to protected MCAN registers

Note

Requires that protected registers have been unlocked using

 $\label{thm:configuration} $$ TCAN4x5x_MCAN_EnableProtectedRegisters()$ and $$ TCAN4x5x_MCAN_DisableProtectedRegisters()$ be used to lock the registers after configuration$

Parameters

*dataTiming	is a pointer of a TCAN4x5x_MCAN_Data_Timing_Raw struct containing
	the raw data timing information

Returns

true if successfully enabled, otherwise return false

ALPHI TECHNOLOGY CORP. Page 47 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

bool TCAN4550::MCAN_ConfigureDataTiming_Simple (TCAN4x5x_MCAN_Data_Timing_Simple * dataTiming)

Writes the MCAN data time settings, using the simple data timing struct.

Writes the data timing information to MCAN using the input from the *dataTiming pointer

Warning

This function writes to protected MCAN registers

Note

Requires that protected registers have been unlocked using $\begin{tabular}{ll} TCAN4x5x_MCAN_EnableProtectedRegisters() & and \\ TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers after configuration \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registe$

Parameters

*dataTiming	is a pointer of a TCAN4x5x_MCAN_Data_Timing_Simple struct
	containing the simplified data timing information

Returns

true if successfully enabled, otherwise return false

void TCAN4550::MCAN_ConfigureInterruptEnable (TCAN4x5x_MCAN_Interrupt_Enable * ie)

Configures the MCAN interrupt enable register.

Configures the MCAN interrupt enable register based on the passed **TCAN4x5x_MCAN_Interrupt_Enable** struct Also enables MCAN interrupts out to the INT1 pin.

Parameters

*ie	is a pointer to a TCAN4x5x_MCAN_Interrupt_Enable struct
	containing the desired enabled interrupt bits

bool TCAN4550::MCAN_ConfigureNominalTiming_Raw (TCAN4x5x_MCAN_Nominal_Timing_Raw * nomTiming)

Writes the MCAN nominal timing settings, using the raw MCAN nominal timing struct.

Writes the data timing information to MCAN using the input from the *nomTiming pointer

Warning

This function writes to protected MCAN registers

Note

Requires that protected registers have been unlocked using $\begin{tabular}{ll} TCAN4x5x_MCAN_EnableProtectedRegisters() & and \\ TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers after configuration \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registe$

Parameters

*nomTiming	is a pointer of a TCAN4x5x_MCAN_Nominal_Timing_Raw struct
	containing the raw MCAN nominal timing information

ALPHI TECHNOLOGY CORP. Page 48 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

Returns

true if successfully enabled, otherwise return false

bool TCAN4550::MCAN_ConfigureNominalTiming_Simple (TCAN4x5x_MCAN_Nominal_Timing_Simple * nomTiming)

Writes the MCAN nominal timing settings, using the simple nominal timing struct.

Writes the data timing information to MCAN using the input from the *nomTiming pointer

Warning

This function writes to protected MCAN registers

Note

Requires that protected registers have been unlocked using $\begin{tabular}{ll} TCAN4x5x_MCAN_EnableProtectedRegisters() & and \\ TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers after configuration \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \end{tabular}$

Parameters

*nomTiming	is a pointer of a TCAN4x5x_MCAN_Nominal_Timing_Simple struct
	containing the simplified nominal timing information

Returns

true if successfully enabled, otherwise return false

bool TCAN4550::MCAN_DisableProtectedRegisters (void)

Disable Protected MCAN Registers.

Attempts to disable CCCR.CCE and CCCR.INIT to disallow writes to protected registers

Returns

true if successfully enabled, otherwise return false

uint8 t TCAN4550::MCAN DLCtoBytes (uint8 t inputDLC)

Converts the CAN message DLC hex value to the number of bytes it corresponds to.

Parameters

inputDLC is the DLC value from/to a CAN message struct
--

Returns

The number of bytes of data (0-64 bytes)

bool TCAN4550::MCAN_EnableProtectedRegisters (void)

Enable Protected MCAN Registers.

Attempts to enable CCCR.CCE and CCCR.INIT to allow writes to protected registers, needed for MCAN configuration

Returns

true if successfully enabled, otherwise return false

ALPHI TECHNOLOGY CORP. Page 49 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

void TCAN4550::MCAN_ReadCCCRRegister (TCAN4x5x_MCAN_CCCR_Config * cccrConfig)

Read the MCAN CCCR configuration register.

Reads the MCAN CCCR configuration register and updates the passed TCAN4x5x MCAN CCCR Config struct

Parameters

*cccrConfig	is a pointer to a TCAN4x5x_MCAN_CCCR_Config struct containing the
	CCCR bit fields that will be updated

void TCAN4550::MCAN_ReadDataTimingFD_Raw (TCAN4x5x_MCAN_Data_Timing_Raw * dataTiming)

Reads the MCAN data time settings, using the raw MCAN struct.

Reads the MCAN data timing registers and updates the *dataTiming struct

Parameters

*dataTiming	is a pointer of a TCAN4x5x_MCAN_Data_Timing_Simple struct
	containing the raw data timing information

void TCAN4550::MCAN_ReadDataTimingFD_Simple (TCAN4x5x_MCAN_Data_Timing_Simple * dataTiming)

Reads the MCAN data time settings, using the simple struct.

Reads the MCAN data timing registers and updates the *dataTiming struct

Warning

This function writes to protected MCAN registers

Note

Requires that protected registers have been unlocked using

 $\label{thm:configuration} $$ TCAN4x5x_MCAN_EnableProtectedRegisters() $$ and $$ TCAN4x5x_MCAN_DisableProtectedRegisters() $$ be used to lock the registers after configuration $$$

Parameters

*dataTiming	is a pointer of a TCAN4x5x_MCAN_Data_Timing_Simple struct
	containing the simplified data timing information

void TCAN4550::MCAN_ReadInterruptEnable (TCAN4x5x_MCAN_Interrupt_Enable * ie)

Read the MCAN interrupt enable register.

Reads the MCAN interrupt enable register and updates the passed TCAN4x5x MCAN Interrupt Enable struct

Parameters

*ie	is a pointer to a TCAN4x5x_MCAN_Interrupt_Enable struct
	containing the interrupt bit fields that will be updated

void TCAN4550::MCAN_ReadInterrupts (TCAN4x5x_MCAN_Interrupts * ir)

Read the MCAN interrupts.

ALPHI TECHNOLOGY CORP. Page 50 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

Reads the MCAN interrupts and updates a MCAN_Interrupts struct that is passed to the function

Parameters

*ir	is a pointer to a MCAN_Interrupts struct containing the interrupt bit
	fields that will be updated

uint8_t TCAN4550::MCAN_ReadNextFIFO (TCAN4x5x_MCAN_FIFO_Enum FIFODefine, TCAN4x5x_MCAN_RX_Header * header, uint8_t dataPayload[])

Read the next MCAN FIFO element.

This function will read the next MCAN FIFO element specified and return the corresponding header information and data payload. The start address of the elment is automatically calculated by looking at the MCAN's register that says where the next element to read exists.

Parameters

FIFODefine	is an TCAN4x5x_MCAN_FIFO_Enum enum corresponding to either RXFIFO0 or RXFIFO1
*header	is a pointer to a TCAN4x5x_MCAN_RX_Header struct containing the
	CAN-specific header information
dataPayload[]	is a byte array that will be updated with the read data

Warning

dataPayload [] must be at least as big as the largest possible data payload, otherwise writing to out of bounds memory may occur

Returns

the number of bytes that were read from the TCAN4x5x and stored into dataPayload []

void TCAN4550::MCAN_ReadNominalTiming_Raw (TCAN4x5x MCAN Nominal Timing Raw * nomTiming)

Reads the MCAN nominal/arbitration time settings, using the raw MCAN timing struct.

Reads the MCAN nominal timing registers and updates the *nomTiming struct

Parameters

*nomTiming	is a pointer of a TCAN4x5x_MCAN_Nominal_Timing_Raw struct
	containing the raw MCAN nominal timing information

void TCAN4550::MCAN_ReadNominalTiming_Simple (TCAN4x5x_MCAN_Nominal_Timing_Simple * nomTiming)

Reads the MCAN nominal/arbitration time settings, using the simple timing struct.

Reads the MCAN nominal timing registers and updates the *nomTiming struct

Parameters

*nomTiming	is a pointer of a TCAN4x5x_MCAN_Nominal_Timing_Simple struct
	containing the simplified nominal timing information

uint8_t TCAN4550::MCAN_ReadRXBuffer (uint8_t bufIndex, TCAN4x5x_MCAN_RX_Header * header, uint8_t dataPayload[])

Read the specified RX buffer element.

ALPHI TECHNOLOGY CORP. Page 51 REV 1.0
Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

This function will read the specified MCAN buffer element and return the corresponding header information and data payload. The start address of the element is automatically calculated.

Parameters

bufIndex	is the RX buffer index to read from (starts at 0)
*header	is a pointer to a TCAN4x5x_MCAN_RX_Header struct containing the
	CAN-specific header information
dataPayload[]	is a byte array that will be updated with the read data

Warning

dataPayload [] must be at least as big as the largest possible data payload, otherwise writing to out of bounds memory may occur

Returns

the number of bytes that were read from the TCAN4x5x and stored into dataPayload []

bool TCAN4550::MCAN_TransmitBufferContents (uint8_t bufIndex)

Transmit TX buffer contents of the specified tx buffer.

Writes the specified buffer index bit value into the TXBAR register to request a message to send

Parameters

bufIndex	is the TX buffer index to write to (starts at 0)	
----------	--	--

Warning

Function does NOT check if the buffer contents are valid

Returns

true if the request was queued, false if the buffer value was invalid (out of range)

uint8_t TCAN4550::MCAN_TXRXESC_DataByteValue (uint8_t inputESCValue)

Converts the MCAN ESC (Element Size) value to number of bytes that it corresponds to.

Parameters

inputESCValue	is the value from an element size configuration register

Returns

The number of bytes of data (8-64 bytes)

bool TCAN4550::MCAN_WriteSIDFilter (uint8_t filterIndex, TCAN4x5x_MCAN_SID_Filter * filter)

Write MCAN Standard ID filter into MRAM.

This function will write a standard ID MCAN filter to a specified filter element

Parameters

filterIndex	is the SID filter index in MRAM to write to (starts at 0)	
*filter	is a pointer to a MCAN_SID_Filter struct containing the MCAN filter	
	information	

Returns

true if write was successful, false if not

ALPHI TECHNOLOGY CORP. Page 52 REV 1.0
Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

uint32_t TCAN4550::MCAN_WriteTXBuffer (uint8_t bufIndex, TCAN4x5x_MCAN_TX_Header * header, uint8_t dataPayload[])

Write CAN message to the specified TX buffer.

This function will write a CAN message to a specified TX buffer that can be transmitted at a later time with the MCAN TransmitBufferContents () function

Parameters

bufIndex	is the TX buffer index to write to (starts at 0)
*header	is a pointer to a MCAN_TX_Header struct containing the CAN-specific
	header information
dataPayload[]	is a byte array that contains the data payload

Warning

dataPayload [] must be at least as big as the specified DLC size inside the *header struct

Returns

the number of bytes that were read from the TCAN4x5x and stored into dataPayload []

bool TCAN4550::MCAN WriteXIDFilter (uint8 t filterIndex, TCAN4x5x_MCAN_XID_Filter * filter)

Write MCAN Extended ID filter into MRAM.

This function will write an extended ID MCAN filter to a specified filter element

Parameters

filterIndex	is the XID filter index in MRAM to write to (starts at 0)
*filter	is a pointer to a MCAN_XID_Filter struct containing the MCAN filter
	information

Returns

true if write was successful, false if not

void TCAN4550::MRAM_Clear (void)

Clear (Zero-fill) the contents of MRAM.

Write 0s to every address in MRAM. Useful for initializing the MRAM to known values during initial configuration so that accidental ECC errors do not happen

bool TCAN4550::MRAM_Configure (TCAN4x5x_MRAM_Config * MRAMConfig)

Configures the MRAM registers.

Uses the *MRAMConfig pointer to set up the various sections of the MRAM memory space. There are several different elements that may be configured in the MRAM, including their number of elements, as well as size of elements. This function will automatically generate the start addresses for each of the appropriate MRAM sections, attempting to place them immediately back-to-back. This function will check for over allocated memory conditions, and return false if this is found to be the case.

Warning

This function writes to protected MCAN registers

Page 53 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

Note

Requires that protected registers have been unlocked using $\begin{tabular}{ll} TCAN4x5x_MCAN_EnableProtectedRegisters() & and \\ TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers after configuration \\ \begin{tabular}{ll} TCAN4x5x_MCAN_DisableProtectedRegisters() & be used to lock the registers \\ \end{tabular}$

Parameters

*MRAMConfig	is a pointer of a TCAN4x5x_MRAM_Config struct containing the desired
	MRAM configuration

Returns

true if successful, otherwise return false

void TCAN4550::reset ()[inline]

bool TCAN4550::WDT_Configure (TCAN4x5x_WDT_Timer_Enum WDTtimeout)

Configure the watchdog.

Parameters

WDTtimeout	is an TCAN4x5x_WDT	_Timer	Enum	enum of different times for the watch
	dog window			

Returns

true if successfully configured, or false otherwise

bool TCAN4550::WDT_Disable (void)

Disable the watchdog timer.

Returns

true if successfully disabled, or false otherwise

bool TCAN4550::WDT_Enable (void)

Enable the watchdog timer.

Returns

true if successfully enabled, or false otherwise

TCAN4x5x_WDT_Timer_Enum TCAN4550::WDT_Read (void)

Read the watchdog configuration.

Returns

an TCAN4x5x WDT Timer Enum enum of the currently configured time window

void TCAN4550::WDT_Reset (void)

ALPHI TECHNOLOGY CORP. Page 54 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

Reset the watchdog timer.

Member Data Documentation

const int TCAN4550::BUFF_LEN = 256[static]

TcanInterface* TCAN4550::can

uint8_t TCAN4550::msgBufferIn[BUFF_LEN]

uint8_t TCAN4550::msgBufferOut[BUFF_LEN]

int TCAN4550::msgLength

uint8_t TCAN4550::slaveNbr

ParallelInput* TCAN4550::status

The documentation for this class was generated from the following files:

C:/Alphi/PCIeMiniSoftware/include/TCAN4550.h

• TCAN4550.cpp

Page 55 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

TCAN4x5x_Device_Interrupt_Enable Struct Reference

Struct containing the device interrupt enable bit field. #include <TCAN4x5x Data Structs.h>

Public Attributes

- union {
- uint32_t word

Full register as single 32-bit word.

- struct {
- uint8_t **RESERVED1**: 8 DEV_IE[0:7] : RESERVED.
- uint8 t CANDOMEN: 1

DEV_IE[8]: CANDOM, Can bus stuck dominant.

- uint8_t **RESERVED2**: 1 DEV_IE[9] : RESERVED.
- uint8_t CANTOEN: 1
 DEV_IE[10]: CANTO, CAN Timeout.
- uint8_t **RESERVED3**: 1 DEV_IE[11] : RESERVED.
- uint8_t FRAME_OVFEN: 1

 DEV_IE[12]: FRAME_OVF, Frame Error Overflow (If Selective Wake is equipped)
- uint8_t **WKERREN**: 1 DEV_IE[13]: WKERR, Wake Error.
- uint8_t LWUEN: 1
 DEV_IE[14]: LWU, Local Wake Up.
- uint8_t CANINTEN: 1
 DEV_IE[15]: CANINT, CAN Bus Wake Up Interrupt.
- uint8_t ECCERREN: 1
 DEV_IE[16]: ECCERR, MRAM ECC Error.
- uint8_t **RESERVED4**: 1 DEV_IE[17] : Reserved.
- uint8_t **WDTOEN**: 1

 DEV_IE[18]: WDTO, Watchdog Time Out.

ALPHI TECHNOLOGY CORP. Page 56 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

• uint8_t **TSDEN**: 1

DEV_IE[19]: TSD, Thermal Shut Down.

• uint8_t **PWRONEN**: 1

DEV_IE[20]: PWRON, Power On Interrupt.

uint8_t UVIOEN: 1

DEV_IE[21]: UVIO, Undervoltage on UVIO.

• uint8_t UVSUPEN: 1

DEV_IE[22]: UVSUP, Undervoltage on VSUP and VCCOUT.

uint8_t SMSEN: 1

DEV_IE[23]: SMS, Sleep Mode Status Flag. Set when sleep mode is entered due to WKERR, UVIO, or TSD faults.

• uint8_t CANBUSBATEN: 1

DEV_IE[24]: CANBUSBAT, CAN Shorted to VBAT.

• uint8_t CANBUSGNDEN: 1

DEV_IE[25]: CANBUSGND, CAN Shorted to GND.

• uint8_t CANBUSOPENEN: 1

DEV_IE[26]: CANBUSOPEN, CAN Open fault.

uint8_t CANLGNDEN: 1

DEV_IE[27]: CANLGND, CANL GND.

• uint8 t CANHBATEN: 1

DEV_IE[28]: CANHBAT, CANH to VBAT.

• uint8_t CANHCANLEN: 1

DEV_IE[29]: CANHCANL, CANH and CANL shorted.

• uint8_t CANBUSTERMOPENEN: 1

DEV_IE[30]: CANBUSTERMOPEN, CAN Bus has termination point open.

uint8_t CANBUSNORMEN: 1

DEV_IE[31]: CANBUSNOM, CAN Bus is normal flag.

- }
- };

Detailed Description

Struct containing the device interrupt enable bit field.

ALPHI TECHNOLOGY CORP.

Page 57

REV 1.0

Member Data Documentation

union { ... }

uint8_t TCAN4x5x_Device_Interrupt_Enable::CANBUSBATEN

DEV_IE[24]: CANBUSBAT, CAN Shorted to VBAT.

uint8_t TCAN4x5x_Device_Interrupt_Enable::CANBUSGNDEN

DEV_IE[25]: CANBUSGND, CAN Shorted to GND.

uint8_t TCAN4x5x_Device_Interrupt_Enable::CANBUSNORMEN

DEV_IE[31]: CANBUSNOM, CAN Bus is normal flag.

uint8_t TCAN4x5x_Device_Interrupt_Enable::CANBUSOPENEN

DEV_IE[26]: CANBUSOPEN, CAN Open fault.

uint8_t TCAN4x5x_Device_Interrupt_Enable::CANBUSTERMOPENEN

DEV_IE[30]: CANBUSTERMOPEN, CAN Bus has termination point open.

uint8_t TCAN4x5x_Device_Interrupt_Enable::CANDOMEN

DEV IE[8]: CANDOM, Can bus stuck dominant.

uint8_t TCAN4x5x_Device_Interrupt_Enable::CANHBATEN

DEV_IE[28]: CANHBAT, CANH to VBAT.

uint8_t TCAN4x5x_Device_Interrupt_Enable::CANHCANLEN

DEV_IE[29]: CANHCANL, CANH and CANL shorted.

uint8_t TCAN4x5x_Device_Interrupt_Enable::CANINTEN

DEV_IE[15]: CANINT, CAN Bus Wake Up Interrupt.

uint8_t TCAN4x5x_Device_Interrupt_Enable::CANLGNDEN

DEV_IE[27]: CANLGND, CANL GND.

uint8_t TCAN4x5x_Device_Interrupt_Enable::CANTOEN

DEV_IE[10]: CANTO, CAN Timeout.

ALPHI TECHNOLOGY CORP. Page 58 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

uint8_t TCAN4x5x_Device_Interrupt_Enable::ECCERREN

DEV_IE[16]: ECCERR, MRAM ECC Error.

uint8_t TCAN4x5x_Device_Interrupt_Enable::FRAME_OVFEN

DEV_IE[12]: FRAME_OVF, Frame Error Overflow (If Selective Wake is equipped)

uint8_t TCAN4x5x_Device_Interrupt_Enable::LWUEN

DEV_IE[14]: LWU, Local Wake Up.

uint8_t TCAN4x5x_Device_Interrupt_Enable::PWRONEN

DEV_IE[20]: PWRON, Power On Interrupt.

uint8_t TCAN4x5x_Device_Interrupt_Enable::RESERVED1

DEV_IE[0:7]: RESERVED.

uint8_t TCAN4x5x_Device_Interrupt_Enable::RESERVED2

DEV_IE[9]: RESERVED.

uint8_t TCAN4x5x_Device_Interrupt_Enable::RESERVED3

DEV_IE[11]: RESERVED.

uint8_t TCAN4x5x_Device_Interrupt_Enable::RESERVED4

DEV_IE[17]: Reserved.

uint8_t TCAN4x5x_Device_Interrupt_Enable::SMSEN

DEV_IE[23]: SMS, Sleep Mode Status Flag. Set when sleep mode is entered due to WKERR, UVIO, or TSD faults.

uint8_t TCAN4x5x_Device_Interrupt_Enable::TSDEN

DEV_IE[19]: TSD, Thermal Shut Down.

uint8_t TCAN4x5x_Device_Interrupt_Enable::UVIOEN

DEV_IE[21]: UVIO, Undervoltage on UVIO.

uint8_t TCAN4x5x_Device_Interrupt_Enable::UVSUPEN

ALPHI TECHNOLOGY CORP. Page 59 REV 1.0
Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

DEV_IE[22]: UVSUP, Undervoltage on VSUP and VCCOUT.

uint8_t TCAN4x5x_Device_Interrupt_Enable::WDTOEN

DEV_IE[18]: WDTO, Watchdog Time Out.

uint8_t TCAN4x5x_Device_Interrupt_Enable::WKERREN

DEV_IE[13]: WKERR, Wake Error.

uint32_t TCAN4x5x_Device_Interrupt_Enable::word

Full register as single 32-bit word.

The documentation for this struct was generated from the following file:

 $\bullet \quad \hbox{C:/Alphi/PCIeMiniSoftware/include/} \textbf{TCAN4x5x_Data_Structs.h}$

ALPHI TECHNOLOGY CORP. Page 60 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

TCAN4x5x_Device_Interrupts Struct Reference

Struct containing the device interrupt bit field. #include <TCAN4x5x Data Structs.h>

Public Attributes

- union {
- uint32_t word

Full register as single 32-bit word.

- struct {
- uint8_t **VTWD**: 1

DEV_IR[0] VTWD: Global Voltage, Temp, or Watchdog (if equipped) Interrupt.

uint8_t M_CAN_INT: 1

DEV_IR[1] M_CAN_INT: There are MCAN interrupts pending.

uint8_t SWERR: 1

DEV_IR[2]: Selective Wake Error (If equipped)

uint8 t SPIERR: 1

DEV_IR[3] : SPI Error.

• uint8_t **CBF**: 1

DEV_IR[4]: CBF, CAN Bus Fault.

uint8_t CANERR: 1

DEV_IR[5]: CANERR, CAN Error.

uint8_t WKRQ: 1

DEV_IR[6]: WKRQ, Wake Request.

uint8_t GLOBALERR: 1

DEV_IR[7]: GLOBALERR, Global Error. Is the OR output of all interrupts.

uint8_t CANDOM: 1

DEV_IR[8]: CANDOM, Can bus stuck dominant.

• uint8_t **RESERVED**: 1

DEV_IR[9]: RESERVED.

• uint8_t **CANTO**: 1

DEV_IR[10]: CANTO, CAN Timeout.

uint8_t RESERVED2: 1

 $DEV_IR[11] : RESERVED.$

ALPHI TECHNOLOGY CORP. Page 61 REV 1.0
Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

uint8_t FRAME_OVF: 1

DEV_IR[12]: FRAME_OVF, Frame Error Overflow (If Selective Wake is equipped)

• uint8_t **WKERR**: 1

DEV_IR[13]: WKERR, Wake Error.

uint8_t LWU: 1

DEV_IR[14]: LWU, Local Wake Up.

• uint8_t CANINT: 1

DEV_IR[15]: CANINT, CAN Bus Wake Up Interrupt.

uint8_t ECCERR: 1

DEV IR[16]: ECCERR, MRAM ECC Error.

uint8_t RESERVED3: 1

DEV_IR[17]: Reserved.

• uint8_t **WDTO**: 1

DEV_IR[18]: WDTO, Watchdog Time Out.

• uint8_t **TSD**: 1

DEV_IR[19]: TSD, Thermal Shut Down.

uint8_t PWRON: 1

DEV_IR[20]: PWRON, Power On Interrupt.

• uint8_t **UVIO**: 1

DEV_IR[21]: UVIO, Undervoltage on UVIO.

• uint8 t UVSUP: 1

DEV_IR[22]: UVSUP, Undervoltage on VSUP and VCCOUT.

• uint8_t **SMS**: 1

DEV_IR[23]: SMS, Sleep Mode Status Flag. Set when sleep mode is entered due to WKERR, UVIO, or TSD faults.

• uint8_t CANBUSBAT: 1

DEV_IR[24]: CANBUSBAT, CAN Shorted to VBAT.

• uint8 t CANBUSGND: 1

DEV_IR[25]: CANBUSGND, CAN Shorted to GND.

• uint8_t CANBUSOPEN: 1

DEV_IR[26]: CANBUSOPEN, CAN Open fault.

• uint8_t **CANLGND**: 1

ALPHI TECHNOLOGY CORP. Page 62 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

DEV_IR[27]: CANLGND, CANL GND.

• uint8_t **CANHBAT**: 1

DEV_IR[28]: CANHBAT, CANH to VBAT.

• uint8_t CANHCANL: 1

DEV_IR[29]: CANHCANL, CANH and CANL shorted.

• uint8_t CANBUSTERMOPEN: 1

DEV_IR[30]: CANBUSTERMOPEN, CAN Bus has termination point open.

uint8_t CANBUSNORM: 1

DEV_IR[31]: CANBUSNOM, CAN Bus is normal flag.

- }
- };

Detailed Description

Struct containing the device interrupt bit field.

Member Data Documentation

union { ... }

uint8_t TCAN4x5x_Device_Interrupts::CANBUSBAT

DEV_IR[24]: CANBUSBAT, CAN Shorted to VBAT.

uint8_t TCAN4x5x_Device_Interrupts::CANBUSGND

 $DEV_IR[25]: CANBUSGND, CAN\ Shorted\ to\ GND.$

uint8_t TCAN4x5x_Device_Interrupts::CANBUSNORM

DEV_IR[31]: CANBUSNOM, CAN Bus is normal flag.

uint8_t TCAN4x5x_Device_Interrupts::CANBUSOPEN

DEV_IR[26]: CANBUSOPEN, CAN Open fault.

uint8_t TCAN4x5x_Device_Interrupts::CANBUSTERMOPEN

DEV_IR[30]: CANBUSTERMOPEN, CAN Bus has termination point open.

uint8_t TCAN4x5x_Device_Interrupts::CANDOM

ALPHI TECHNOLOGY CORP. Page 63 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

DEV_IR[8]: CANDOM, Can bus stuck dominant.

uint8_t TCAN4x5x_Device_Interrupts::CANERR

DEV_IR[5]: CANERR, CAN Error.

uint8_t TCAN4x5x_Device_Interrupts::CANHBAT

DEV_IR[28]: CANHBAT, CANH to VBAT.

uint8_t TCAN4x5x_Device_Interrupts::CANHCANL

DEV_IR[29]: CANHCANL, CANH and CANL shorted.

uint8 t TCAN4x5x Device Interrupts::CANINT

DEV_IR[15]: CANINT, CAN Bus Wake Up Interrupt.

uint8_t TCAN4x5x_Device_Interrupts::CANLGND

DEV IR[27]: CANLGND, CANL GND.

uint8_t TCAN4x5x_Device_Interrupts::CANTO

DEV_IR[10]: CANTO, CAN Timeout.

uint8 t TCAN4x5x Device Interrupts::CBF

DEV IR[4]: CBF, CAN Bus Fault.

uint8_t TCAN4x5x_Device_Interrupts::ECCERR

DEV_IR[16]: ECCERR, MRAM ECC Error.

uint8_t TCAN4x5x_Device_Interrupts::FRAME_OVF

DEV_IR[12]: FRAME_OVF, Frame Error Overflow (If Selective Wake is equipped)

uint8_t TCAN4x5x_Device_Interrupts::GLOBALERR

DEV_IR[7]: GLOBALERR, Global Error. Is the OR output of all interrupts.

uint8_t TCAN4x5x_Device_Interrupts::LWU

DEV_IR[14]: LWU, Local Wake Up.

uint8_t TCAN4x5x_Device_Interrupts::M_CAN_INT

ALPHI TECHNOLOGY CORP. Page 64 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

DEV_IR[1] M_CAN_INT: There are MCAN interrupts pending.

uint8_t TCAN4x5x_Device_Interrupts::PWRON

DEV_IR[20]: PWRON, Power On Interrupt.

uint8_t TCAN4x5x_Device_Interrupts::RESERVED

DEV_IR[9]: RESERVED.

uint8_t TCAN4x5x_Device_Interrupts::RESERVED2

DEV_IR[11]: RESERVED.

uint8 t TCAN4x5x Device Interrupts::RESERVED3

DEV_IR[17]: Reserved.

uint8_t TCAN4x5x_Device_Interrupts::SMS

DEV_IR[23]: SMS, Sleep Mode Status Flag. Set when sleep mode is entered due to WKERR, UVIO, or TSD faults.

uint8_t TCAN4x5x_Device_Interrupts::SPIERR

DEV_IR[3] : SPI Error.

uint8_t TCAN4x5x_Device_Interrupts::SWERR

DEV_IR[2]: Selective Wake Error (If equipped)

uint8_t TCAN4x5x_Device_Interrupts::TSD

DEV_IR[19]: TSD, Thermal Shut Down.

uint8_t TCAN4x5x_Device_Interrupts::UVIO

 $DEV_IR[21]: UVIO, Undervoltage \ on \ UVIO.$

uint8_t TCAN4x5x_Device_Interrupts::UVSUP

DEV_IR[22]: UVSUP, Undervoltage on VSUP and VCCOUT.

uint8_t TCAN4x5x_Device_Interrupts::VTWD

DEV_IR[0] VTWD: Global Voltage, Temp, or Watchdog (if equipped) Interrupt.

ALPHI TECHNOLOGY CORP. Page 65 REV 1.0
Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

uint8_t TCAN4x5x_Device_Interrupts::WDTO

DEV_IR[18]: WDTO, Watchdog Time Out.

uint8_t TCAN4x5x_Device_Interrupts::WKERR

DEV_IR[13]: WKERR, Wake Error.

uint8_t TCAN4x5x_Device_Interrupts::WKRQ

DEV_IR[6]: WKRQ, Wake Request.

uint32_t TCAN4x5x_Device_Interrupts::word

Full register as single 32-bit word.

The documentation for this struct was generated from the following file:

• C:/Alphi/PCIeMiniSoftware/include/TCAN4x5x_Data_Structs.h

ALPHI TECHNOLOGY CORP. Page 66 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

TCAN4x5x_MCAN_CCCR_Config Struct Reference

struct containing the bit fields of the MCAN CCCR register #include <TCAN4x5x Data Structs.h>

Public Attributes

- union {
- uint32_t word

Full register as single 32-bit word.

- struct {
- uint8_t reserved: 2

Reserved (0)

uint8 t ASM: 1

ASM: Restricted Operation Mode. The device can only listen to CAN traffic and acknowledge, but not send anything.

uint8_t reserved2: 1

Reserved (0)

uint8 t CSR: 1

CSR: Clock stop request.

uint8 t MON: 1

MON: Bus monitoring mode. The device may only listen to CAN traffic, and is not allowed to acknowledge or send error frames.

uint8_t **DAR**: 1

DAR: Disable automatic retransmission. If a transmission errors, gets a NACK, or loses arbitration, the MCAN controller will NOT try to transmit again.

uint8_t TEST: 1

TEST: MCAN Test mode enable.

uint8_t FDOE: 1

FDOE: Can FD mode enabled, master enable for CAN FD support.

uint8_t BRSE: 1

BRSE: Bit rate switch enabled for can FD. Master enable for bit rate switching support.

uint8_t reserved3: 2

Reserved (0)

uint8_t PXHD: 1

PXHD: Protocol exception handling disable

0 = Protocol exception handling enabled [default]

ALPHI TECHNOLOGY CORP.

 $1 = protocol\ exception\ handling\ disabled.$

• uint8 t **EFBI**: 1

EFBI: Edge filtering during bus integration. 0 Disables this [default].

• uint8 t **TXP**: 1

TXP: Transmit Pause Enable: Pause for 2 can bit times before next transmission.

uint8_t NISO: 1

NSIO: Non Iso Operation

0: CAN FD frame format according to ISO 11898-1:2015 [default]

1: CAN FD frame format according to Bosch CAN FD Spec v1.

- }
- }

Detailed Description

struct containing the bit fields of the MCAN CCCR register

Member Data Documentation

union { ... }

uint8_t TCAN4x5x_MCAN_CCCR_Config::ASM

ASM: Restricted Operation Mode. The device can only listen to CAN traffic and acknowledge, but not send anything.

uint8 t TCAN4x5x MCAN CCCR Config::BRSE

BRSE: Bit rate switch enabled for can FD. Master enable for bit rate switching support.

uint8_t TCAN4x5x_MCAN_CCCR_Config::CSR

CSR: Clock stop request.

uint8_t TCAN4x5x_MCAN_CCCR_Config::DAR

DAR: Disable automatic retransmission. If a transmission errors, gets a NACK, or loses arbitration, the MCAN controller will NOT try to transmit again.

uint8_t TCAN4x5x_MCAN_CCCR_Config::EFBI

EFBI: Edge filtering during bus integration. 0 Disables this [default].

ALPHI TECHNOLOGY CORP. Page 68 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

uint8_t TCAN4x5x_MCAN_CCCR_Config::FDOE

FDOE: Can FD mode enabled, master enable for CAN FD support.

uint8_t TCAN4x5x_MCAN_CCCR_Config::MON

MON: Bus monitoring mode. The device may only listen to CAN traffic, and is not allowed to acknowledge or send error frames.

uint8_t TCAN4x5x_MCAN_CCCR_Config::NISO

NSIO: Non Iso Operation

0: CAN FD frame format according to ISO 11898-1:2015 [default]

1: CAN FD frame format according to Bosch CAN FD Spec v1.

uint8_t TCAN4x5x_MCAN_CCCR_Config::PXHD

PXHD: Protocol exception handling disable

0 = Protocol exception handling enabled [default]

1 = protocol exception handling disabled.

uint8_t TCAN4x5x_MCAN_CCCR_Config::reserved

Reserved (0)

uint8_t TCAN4x5x_MCAN_CCCR_Config::reserved2

Reserved (0)

uint8_t TCAN4x5x_MCAN_CCCR_Config::reserved3

Reserved (0)

uint8_t TCAN4x5x_MCAN_CCCR_Config::TEST

TEST: MCAN Test mode enable.

uint8_t TCAN4x5x_MCAN_CCCR_Config::TXP

TXP: Transmit Pause Enable: Pause for 2 can bit times before next transmission.

uint32_t TCAN4x5x_MCAN_CCCR_Config::word

Full register as single 32-bit word.

ALPHI TECHNOLOGY CORP. Page 69 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

The documentation for this struct was generated from the following file

 $\bullet \quad \hbox{C:/Alphi/PCIeMiniSoftware/include/} \\ \textbf{TCAN4x5x_Data_Structs.h}$

TCAN4x5x_MCAN_Data_Timing_Raw Struct Reference

Used to setup the timing parameters of the MCAN module This is the raw MCAN form of the struct which takes in the same values as the actual Bosch MCAN core.

#include <TCAN4x5x Data Structs.h>

Public Attributes

• uint8 t DataBitRatePrescaler: 5

DBRP: The prescaler value from the MCAN system clock. Interpreted by MCAN as the value is this field +1

Valid range is: 0 to 31.

• uint8_t **DataTimeSeg1andProp**: 5

DTSEG1: Data time segment 1 + prop segment value. Interpreted by MCAN as the value in this field + 1

Valid values are: 0 to 31.

• uint8_t **DataTimeSeg2**: 4

DTSEG2: Data time segment 2. Interpreted by MCAN as the value is this field +1

Valid values are: 0 to 15.

• uint8_t **DataSyncJumpWidth**: 4

DSJW: Data Resynchronization jump width. Interpreted by MCAN as the value is this field + 1

Valid values are: 0 to 15.

• uint8_t **TDCOffset**: 7

TDCO: Transmitter delay compensation offset

Valid values are 0 to 127 mtg.

• uint8 t **TDCFilter**: 7

TDCFilter: Transmitter delay compensation Filter Window Length

Valid values are 0 to 127 mtq.

Detailed Description

Used to setup the timing parameters of the MCAN module This is the raw MCAN form of the struct which takes in the same values as the actual Bosch MCAN core.

Member Data Documentation

uint8_t TCAN4x5x_MCAN_Data_Timing_Raw::DataBitRatePrescaler

ALPHI TECHNOLOGY CORP. Page 71 REV 1.0
Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

DBRP: The prescaler value from the MCAN system clock. Interpreted by MCAN as the value is this field + 1

Valid range is: 0 to 31.

uint8_t TCAN4x5x_MCAN_Data_Timing_Raw::DataSyncJumpWidth

DSJW: Data Resynchronization jump width. Interpreted by MCAN as the value is this field + 1

Valid values are: 0 to 15.

uint8_t TCAN4x5x_MCAN_Data_Timing_Raw::DataTimeSeg1andProp

DTSEG1: Data time segment 1 + prop segment value. Interpreted by MCAN as the value in this field + 1

Valid values are: 0 to 31.

uint8_t TCAN4x5x_MCAN_Data_Timing_Raw::DataTimeSeg2

DTSEG2: Data time segment 2. Interpreted by MCAN as the value is this field + 1 Valid values are: 0 to 15.

uint8_t TCAN4x5x_MCAN_Data_Timing_Raw::TDCFilter

TDCFilter: Transmitter delay compensation Filter Window Length Valid values are 0 to 127 mtq.

uint8_t TCAN4x5x_MCAN_Data_Timing_Raw::TDCOffset

TDCO: Transmitter delay compensation offset

Valid values are 0 to 127 mtq.

The documentation for this struct was generated from the following file:

• C:/Alphi/PCIeMiniSoftware/include/TCAN4x5x_Data_Structs.h

ALPHI TECHNOLOGY CORP. Page 72 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

TCAN4x5x MCAN Data Timing Simple Struct Reference

Used to setup the data timing parameters of the MCAN module This is a simplified struct, requiring only the prescaler value (1:x), number of time quanta before and after the sample point. #include <TCAN4x5x Data Structs.h>

Public Attributes

uint8_t DataBitRatePrescaler: 6

Prescaler value, interpreted as 1:x

Valid range is: 1 to 32.

uint8_t DataTqBeforeSamplePoint: 6

DTQBSP: Number of time quanta before sample point

Valid values are: 2 to 33.

uint8_t DataTqAfterSamplePoint: 5

DTQASP: Number of time quanta after sample point

Valid values are: 1 to 16.

Detailed Description

Used to setup the data timing parameters of the MCAN module This is a simplified struct, requiring only the prescaler value (1:x), number of time quanta before and after the sample point.

Member Data Documentation

uint8_t TCAN4x5x_MCAN_Data_Timing_Simple::DataBitRatePrescaler

Prescaler value, interpreted as 1:x

Valid range is: 1 to 32.

uint8_t TCAN4x5x_MCAN_Data_Timing_Simple::DataTqAfterSamplePoint

DTQASP: Number of time quanta after sample point

Valid values are: 1 to 16.

uint8_t TCAN4x5x_MCAN_Data_Timing_Simple::DataTqBeforeSamplePoint

DTQBSP: Number of time quanta before sample point

Valid values are: 2 to 33.

ALPHI TECHNOLOGY CORP. Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

The documentation for this struct was generated from the following file

 $\bullet \quad \hbox{C:/Alphi/PCIeMiniSoftware/include/} \textbf{TCAN4x5x_Data_Structs.h}$

TCAN4x5x_MCAN_Interrupt_Enable Struct Reference

Struct containing the MCAN interrupt enable bit field. #include <TCAN4x5x Data Structs.h>

Public Attributes

- union {
- uint32_t word

Full register as single 32-bit word.

- struct {
- uint8_t **RF0NE**: 1

IE[0] RFONE: Rx FIFO 0 new message.

uint8 t RF0WE: 1

IE[1] RF0WE: Rx FIFO 0 watermark reached.

uint8_t RF0FE: 1

IE[2] RF0FE: Rx FIFO 0 full.

uint8 t RF0LE: 1

IE[3] RF0LE: Rx FIFO 0 message lost.

• uint8_t **RF1NE**: 1

IE[4] RF1NE: Rx FIFO 1 new message.

• uint8_t **RF1WE**: 1

IE[5] RF1WE: RX FIFO 1 watermark reached.

uint8_t RF1FE: 1

IE[6] RF1FE: Rx FIFO 1 full.

uint8_t **RF1LE**: 1

IE[7] RF1LE: Rx FIFO 1 message lost.

• uint8_t **HPME**: 1

IE[8] HPME: High priority message.

• uint8_t **TCE**: 1

IE[9] TCE: Transmission completed.

• uint8_t **TCFE**: 1

IE[10] TCFE: Transmission cancellation finished.

• uint8_t **TFEE**: 1

IE[11] *TFEE*: *Tx FIFO Empty*.

ALPHI TECHNOLOGY CORP. Page 75 REV 1.0

• uint8_t **TEFNE**: 1

IE[12] TEFNE: Tx Event FIFO new entry.

• uint8_t **TEFWE**: 1

IE[13] TEFWE: Tx Event FIFO watermark reached.

• uint8_t **TEFFE**: 1

IE[14] TEFFE: Tx Event FIFO full.

• uint8_t **TEFLE**: 1

IE[15] TEFLE: Tx Event FIFO element lost.

• uint8_t **TSWE**: 1

IE[16] TSWE: Timestamp wraparound.

• uint8_t **MRAFE**: 1

IE[17] MRAFE: Message RAM access failure.

• uint8_t **TOOE**: 1

IE[18] TOOE: Time out occured.

• uint8_t **DRXE**: 1

IE[19] DRXE: Message stored to dedicated RX buffer.

uint8_t BECE: 1

IE[20] BECE: MRAM Bit error corrected.

uint8_t BEUE: 1

IE[21] BEUE: MRAM Bit error uncorrected.

• uint8 t **ELOE**: 1

IE[22] ELOE: Error logging overflow.

• uint8 t **EPE**: 1

IE[23] EPE: Error_passive status changed.

uint8 t EWE: 1

IE[24] EWE: Error_warning status changed.

uint8_t BOE: 1

IE[25] BOE: Bus_off status changed.

• uint8_t **WDIE**: 1

IE[26] WDIE: MRAM Watchdog Interrupt.

• uint8_t **PEAE**: 1

IE[27] PEAE Protocol Error in arbitration phase (nominal bit time used)

ALPHI TECHNOLOGY CORP.

Page 76

uint8_t PEDE: 1 IE[28] PEDE: Protocol error in data phase (data bit time is used) uint8 t ARAE: 1 IE[29] ARAE: Access to reserved address. uint8 t reserved: 2 IE[30:31] Reserved, not writable. } **Detailed Description** Struct containing the MCAN interrupt enable bit field. **Member Data Documentation** union { ... } uint8_t TCAN4x5x_MCAN_Interrupt_Enable::ARAE IE[29] ARAE: Access to reserved address. uint8_t TCAN4x5x_MCAN_Interrupt_Enable::BECE IE[20] BECE: MRAM Bit error corrected. uint8_t TCAN4x5x_MCAN_Interrupt_Enable::BEUE IE[21] BEUE: MRAM Bit error uncorrected. uint8_t TCAN4x5x_MCAN_Interrupt_Enable::BOE IE[25] BOE: Bus_off status changed.

uint8_t TCAN4x5x_MCAN_Interrupt_Enable::DRXE

IE[19] DRXE: Message stored to dedicated RX buffer.

uint8_t TCAN4x5x_MCAN_Interrupt_Enable::ELOE

IE[22] ELOE: Error logging overflow.

uint8_t TCAN4x5x_MCAN_Interrupt_Enable::EPE

ALPHI TECHNOLOGY CORP. Page 77 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

IE[23] EPE: Error_passive status changed.

uint8_t TCAN4x5x_MCAN_Interrupt_Enable::EWE

IE[24] EWE: Error_warning status changed.

uint8_t TCAN4x5x_MCAN_Interrupt_Enable::HPME

IE[8] HPME: High priority message.

uint8_t TCAN4x5x_MCAN_Interrupt_Enable::MRAFE

IE[17] MRAFE: Message RAM access failure.

uint8 t TCAN4x5x MCAN Interrupt Enable::PEAE

IE[27] PEAE Protocol Error in arbitration phase (nominal bit time used)

uint8_t TCAN4x5x_MCAN_Interrupt_Enable::PEDE

IE[28] PEDE: Protocol error in data phase (data bit time is used)

uint8_t TCAN4x5x_MCAN_Interrupt_Enable::reserved

IE[30:31] Reserved, not writable.

uint8_t TCAN4x5x_MCAN_Interrupt_Enable::RF0FE

IE[2] RF0FE: Rx FIFO 0 full.

uint8_t TCAN4x5x_MCAN_Interrupt_Enable::RF0LE

IE[3] RF0LE: Rx FIFO 0 message lost.

uint8_t TCAN4x5x_MCAN_Interrupt_Enable::RF0NE

IE[0] RF0NE: Rx FIFO 0 new message.

uint8_t TCAN4x5x_MCAN_Interrupt_Enable::RF0WE

IE[1] RF0WE: Rx FIFO 0 watermark reached.

uint8_t TCAN4x5x_MCAN_Interrupt_Enable::RF1FE

IE[6] RF1FE: Rx FIFO 1 full.

uint8_t TCAN4x5x_MCAN_Interrupt_Enable::RF1LE

ALPHI TECHNOLOGY CORP. Page 78 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

IE[7] RF1LE: Rx FIFO 1 message lost.

uint8_t TCAN4x5x_MCAN_Interrupt_Enable::RF1NE

IE[4] RF1NE: Rx FIFO 1 new message.

uint8_t TCAN4x5x_MCAN_Interrupt_Enable::RF1WE

IE[5] RF1WE: RX FIFO 1 watermark reached.

uint8_t TCAN4x5x_MCAN_Interrupt_Enable::TCE

IE[9] TCE: Transmission completed.

uint8 t TCAN4x5x MCAN Interrupt Enable::TCFE

IE[10] TCFE: Transmission cancellation finished.

uint8_t TCAN4x5x_MCAN_Interrupt_Enable::TEFFE

IE[14] TEFFE: Tx Event FIFO full.

uint8_t TCAN4x5x_MCAN_Interrupt_Enable::TEFLE

IE[15] TEFLE: Tx Event FIFO element lost.

uint8_t TCAN4x5x_MCAN_Interrupt_Enable::TEFNE

IE[12] TEFNE: Tx Event FIFO new entry.

uint8_t TCAN4x5x_MCAN_Interrupt_Enable::TEFWE

IE[13] TEFWE: Tx Event FIFO watermark reached.

uint8_t TCAN4x5x_MCAN_Interrupt_Enable::TFEE

IE[11] TFEE: Tx FIFO Empty.

uint8_t TCAN4x5x_MCAN_Interrupt_Enable::TOOE

IE[18] TOOE: Time out occured.

uint8_t TCAN4x5x_MCAN_Interrupt_Enable::TSWE

IE[16] TSWE: Timestamp wraparound.

uint8_t TCAN4x5x_MCAN_Interrupt_Enable::WDIE

ALPHI TECHNOLOGY CORP. Page 79 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

IE[26] WDIE: MRAM Watchdog Interrupt.

uint32_t TCAN4x5x_MCAN_Interrupt_Enable::word

Full register as single 32-bit word.

The documentation for this struct was generated from the following file:

 $\bullet \quad \hbox{C:/Alphi/PCIeMiniSoftware/include/} \textbf{TCAN4x5x_Data_Structs.h}$

ALPHI TECHNOLOGY CORP. Page 80 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

TCAN4x5x_MCAN_Interrupts Struct Reference

Struct containing the MCAN interrupt bit field. #include <TCAN4x5x Data Structs.h>

Public Attributes

- union {
- uint32_t word

Full register as single 32-bit word.

- struct {
- uint8_t **RF0N**: 1

IR[0] RF0N: Rx FIFO 0 new message.

• uint8_t **RF0W**: 1

IR[1] RF0W: Rx FIFO 0 watermark reached.

• uint8_t **RF0F**: 1

IR[2] RF0F: Rx FIFO 0 full.

uint8_t **RF0L**: 1

IR[3] RF0L: Rx FIFO 0 message lost.

uint8_t **RF1N**: 1

IR[4] RF1N: Rx FIFO 1 new message.

uint8_t RF1W: 1

IR[5] RF1W: RX FIFO 1 watermark reached.

• uint8_t **RF1F**: 1

IR[6] RF1F: Rx FIFO 1 full.

uint8_t **RF1L**: 1

IR[7] RF1L: Rx FIFO 1 message lost.

uint8_t **HPM**: 1

IR[8] HPM: High priority message.

• uint8_t **TC**: 1

IR[9] TC: Transmission completed.

uint8_t TCF: 1

IR[10] TCF: Transmission cancellation finished.

• uint8_t **TFE**: 1

IR[11] TFE: Tx FIFO Empty.

ALPHI TECHNOLOGY CORP.

Page 81

• uint8_t **TEFN**: 1

IR[12] TEFN: Tx Event FIFO new entry.

• uint8_t **TEFW**: 1

IR[13] TEFW: Tx Event FIFO water mark reached.

• uint8_t **TEFF**: 1

IR[14] TEFF: Tx Event FIFO full.

• uint8_t **TEFL**: 1

IR[15] TEFL: Tx Event FIFO element lost.

• uint8_t **TSW**: 1

IR[16] TSW: Timestamp wrapped around.

• uint8_t **MRAF**: 1

IR[17] MRAF: Message RAM access failure.

• uint8_t **TOO**: 1

IR[18] TOO: Time out occurred.

• uint8_t **DRX**: 1

IR[19] DRX: Message stored to dedicated RX buffer.

• uint8_t **BEC**: 1

IR[20] BEC: MRAM Bit error corrected.

uint8_t **BEU**: 1

IR[21] BEU: MRAM Bit error uncorrected.

uint8 t ELO: 1

IR[22] ELO: Error logging overflow.

• uint8_t **EP**: 1

IR[23] EP: Error_passive status changed.

uint8 t EW: 1

IR[24] EW: Error_warning status changed.

• uint8 t **BO**: 1

IR[25] BO: Bus_off status changed.

uint8_t WDI: 1

IR[26] WDI: MRAM Watchdog Interrupt.

• uint8_t **PEA**: 1

IR[27] PEA Protocol Error in arbitration phase (nominal bit time used)

ALPHI TECHNOLOGY CORP.

Page 82

```
uint8_t PED: 1
   IR[28] PED: Protocol error in data phase (data bit time is used)
      uint8 t ARA: 1
   IR[29] ARA: Access to reserved address.
      uint8 t reserved: 2
   IR[30:31] Reserved, not writable.
    }
Detailed Description
Struct containing the MCAN interrupt bit field.
Member Data Documentation
union { ... }
uint8_t TCAN4x5x_MCAN_Interrupts::ARA
   IR[29] ARA: Access to reserved address.
uint8_t TCAN4x5x_MCAN_Interrupts::BEC
   IR[20] BEC: MRAM Bit error corrected.
uint8_t TCAN4x5x_MCAN_Interrupts::BEU
   IR[21] BEU: MRAM Bit error uncorrected.
uint8_t TCAN4x5x_MCAN_Interrupts::BO
   IR[25] BO: Bus_off status changed.
uint8_t TCAN4x5x_MCAN_Interrupts::DRX
   IR[19] DRX: Message stored to dedicated RX buffer.
uint8_t TCAN4x5x_MCAN_Interrupts::ELO
```

ALPHI TECHNOLOGY CORP. Page 83

IR[22] ELO: Error logging overflow.

uint8_t TCAN4x5x_MCAN_Interrupts::EP

IR[23] EP: Error_passive status changed.

uint8_t TCAN4x5x_MCAN_Interrupts::EW

IR[24] EW: Error_warning status changed.

uint8_t TCAN4x5x_MCAN_Interrupts::HPM

IR[8] HPM: High priority message.

uint8_t TCAN4x5x_MCAN_Interrupts::MRAF

IR[17] MRAF: Message RAM access failure.

uint8 t TCAN4x5x MCAN Interrupts::PEA

IR[27] PEA Protocol Error in arbitration phase (nominal bit time used)

uint8_t TCAN4x5x_MCAN_Interrupts::PED

IR[28] PED: Protocol error in data phase (data bit time is used)

uint8_t TCAN4x5x_MCAN_Interrupts::reserved

IR[30:31] Reserved, not writable.

uint8_t TCAN4x5x_MCAN_Interrupts::RF0F

IR[2] RF0F: Rx FIFO 0 full.

uint8_t TCAN4x5x_MCAN_Interrupts::RF0L

IR[3] RF0L: Rx FIFO 0 message lost.

uint8_t TCAN4x5x_MCAN_Interrupts::RF0N

IR[0] RF0N: Rx FIFO 0 new message.

uint8_t TCAN4x5x_MCAN_Interrupts::RF0W

IR[1] RF0W: Rx FIFO 0 watermark reached.

uint8_t TCAN4x5x_MCAN_Interrupts::RF1F

IR[6] RF1F: Rx FIFO 1 full.

uint8_t TCAN4x5x_MCAN_Interrupts::RF1L

ALPHI TECHNOLOGY CORP. Page 84 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

IR[7] RF1L: Rx FIFO 1 message lost.

uint8_t TCAN4x5x_MCAN_Interrupts::RF1N

IR[4] RF1N: Rx FIFO 1 new message.

uint8_t TCAN4x5x_MCAN_Interrupts::RF1W

IR[5] RF1W: RX FIFO 1 watermark reached.

uint8_t TCAN4x5x_MCAN_Interrupts::TC

IR[9] TC: Transmission completed.

uint8 t TCAN4x5x MCAN Interrupts::TCF

IR[10] TCF: Transmission cancellation finished.

uint8_t TCAN4x5x_MCAN_Interrupts::TEFF

IR[14] TEFF: Tx Event FIFO full.

uint8_t TCAN4x5x_MCAN_Interrupts::TEFL

IR[15] TEFL: Tx Event FIFO element lost.

uint8_t TCAN4x5x_MCAN_Interrupts::TEFN

IR[12] TEFN: Tx Event FIFO new entry.

uint8_t TCAN4x5x_MCAN_Interrupts::TEFW

IR[13] TEFW: Tx Event FIFO water mark reached.

uint8_t TCAN4x5x_MCAN_Interrupts::TFE

IR[11] TFE: Tx FIFO Empty.

uint8_t TCAN4x5x_MCAN_Interrupts::TOO

IR[18] TOO: Time out occurred.

uint8_t TCAN4x5x_MCAN_Interrupts::TSW

IR[16] TSW: Timestamp wrapped around.

uint8_t TCAN4x5x_MCAN_Interrupts::WDI

ALPHI TECHNOLOGY CORP. Page 85 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

IR[26] WDI: MRAM Watchdog Interrupt.

uint32_t TCAN4x5x_MCAN_Interrupts::word

Full register as single 32-bit word.

The documentation for this struct was generated from the following file:

 $\bullet \quad \hbox{C:/Alphi/PCIeMiniSoftware/include/} \textbf{TCAN4x5x_Data_Structs.h}$

ALPHI TECHNOLOGY CORP. Page 86 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

TCAN4x5x_MCAN_Nominal_Timing_Raw Struct Reference

Used to setup the nominal timing parameters of the MCAN module This is the raw MCAN form of the struct which takes in the same values as the actual Bosch MCAN core.

#include <TCAN4x5x Data Structs.h>

Public Attributes

• uint16 t NominalBitRatePrescaler: 9

NBRP: The prescaler value from the MCAN system clock. Interpreted by MCAN as the value is this field +1

Valid range is: 0 to 511.

• uint8_t NominalTimeSeg1andProp: 8

NTSEG1: Data time segment 1 + prop segment value. Interpreted by MCAN as the value is this field + 1

Valid values are: 0 to 255.

uint8_t NominalTimeSeg2: 7

NTSEG2: Data time segment 2. Interpreted by MCAN as the value is this field +1

Valid values are: 0 to 127.

• uint8_t NominalSyncJumpWidth: 7

NSJW: Nominal time Resynchronization jump width. Interpreted by MCAN as the value is this field $+\ 1$

Valid values are: 0 to 127.

Detailed Description

Used to setup the nominal timing parameters of the MCAN module This is the raw MCAN form of the struct which takes in the same values as the actual Bosch MCAN core.

Member Data Documentation

uint16_t TCAN4x5x_MCAN_Nominal_Timing_Raw::NominalBitRatePrescaler

NBRP: The prescaler value from the MCAN system clock. Interpreted by MCAN as the value is this field \pm 1

Valid range is: 0 to 511.

uint8_t TCAN4x5x_MCAN_Nominal_Timing_Raw::NominalSyncJumpWidth

NSJW: Nominal time Resynchronization jump width. Interpreted by MCAN as the value is this field + 1

Valid values are: 0 to 127.

ALPHI TECHNOLOGY CORP. Page 87 REV 1.0
Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

uint8_t TCAN4x5x_MCAN_Nominal_Timing_Raw::NominalTimeSeg1andProp

NTSEG1: Data time segment 1 + prop segment value. Interpreted by MCAN as the value is this field +1

Valid values are: 0 to 255.

uint8_t TCAN4x5x_MCAN_Nominal_Timing_Raw::NominalTimeSeg2

NTSEG2: Data time segment 2. Interpreted by MCAN as the value is this field + 1 Valid values are: 0 to 127.

The documentation for this struct was generated from the following file:

• C:/Alphi/PCIeMiniSoftware/include/TCAN4x5x_Data_Structs.h

ALPHI TECHNOLOGY CORP. Page 88 Part Number: 928-25-001-0210

TCAN4x5x MCAN Nominal Timing Simple Struct Reference

Used to setup the nominal timing parameters of the MCAN module This is a simplified struct, requiring only the prescaler value (1:x), number of time quanta before and after the sample point. #include <TCAN4x5x Data Structs.h>

Public Attributes

- uint16_t NominalBitRatePrescaler: 10 *NBRP: The prescaler value from the MCAN system clock. Value interpreted as 1:x* Valid range is: 1 to 512.
- uint16_t NominalTqBeforeSamplePoint: 9 NTQBSP: The total number of time quanta prior to sample point Valid values are: 2 to 257.
- uint8_t NominalTqAfterSamplePoint: 8 NTOASP: The total number of time quanta after the sample point Valid values are: 2 to 128.

Detailed Description

Used to setup the nominal timing parameters of the MCAN module This is a simplified struct, requiring only the prescaler value (1:x), number of time quanta before and after the sample point.

Member Data Documentation

uint16_t TCAN4x5x_MCAN_Nominal_Timing_Simple::NominalBitRatePrescaler

NBRP: The prescaler value from the MCAN system clock. Value interpreted as 1:x Valid range is: 1 to 512.

uint8_t TCAN4x5x_MCAN_Nominal_Timing_Simple::NominalTqAfterSamplePoint

NTQASP: The total number of time quanta after the sample point Valid values are: 2 to 128.

uint16_t TCAN4x5x_MCAN_Nominal_Timing_Simple::NominalTqBeforeSamplePoint

NTQBSP: The total number of time quanta prior to sample point Valid values are: 2 to 257.

ALPHI TECHNOLOGY CORP. Page 89 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

The documentation for this struct was generated from the following file	The	documentation	for this struct	was generated	from the f	ollowing file:
---	-----	---------------	-----------------	---------------	------------	----------------

 $\bullet \quad \hbox{C:/Alphi/PCIeMiniSoftware/include/} \textbf{TCAN4x5x_Data_Structs.h}$

TCAN4x5x_MCAN_RX_Header Struct Reference

CAN message header. #include <TCAN4x5x Data Structs.h>

Public Attributes

- uint32_t **ID**: 29 CAN ID received.
- uint8_t RTR: 1
 Remote Transmission Request flag.
- uint8_t **XTD**: 1 Extended Identifier flag.
- uint8_t **ESI**: 1 Error state indicator flag.
- uint16_t **RXTS**: 16 Receive time stamp.
- uint8_t **DLCode**: 4 Data length code.
- uint8_t **BRS**: 1
 Bit rate switch used flag.
- uint8_t **FDF**: 1

 CAN FD Format flag.
- uint8_t **reserved**: 2 Reserved (0)
- uint8_t **FIDX**: 7 Filter index that this message matched.
- uint8_t **ANMF**: 1
 Accepted non matching frame flag.

Detailed Description

CAN message header.

ALPHI TECHNOLOGY CORP. Page 91 REV 1.0
Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

Member Data Documentation

uint8_t TCAN4x5x_MCAN_RX_Header::ANMF

Accepted non matching frame flag.

uint8_t TCAN4x5x_MCAN_RX_Header::BRS

Bit rate switch used flag.

uint8_t TCAN4x5x_MCAN_RX_Header::DLCode

Data length code.

uint8_t TCAN4x5x_MCAN_RX_Header::ESI

Error state indicator flag.

uint8_t TCAN4x5x_MCAN_RX_Header::FDF

CAN FD Format flag.

uint8_t TCAN4x5x_MCAN_RX_Header::FIDX

Filter index that this message matched.

uint32_t TCAN4x5x_MCAN_RX_Header::ID

CAN ID received.

uint8_t TCAN4x5x_MCAN_RX_Header::reserved

Reserved (0)

uint8_t TCAN4x5x_MCAN_RX_Header::RTR

Remote Transmission Request flag.

uint16_t TCAN4x5x_MCAN_RX_Header::RXTS

Receive time stamp.

uint8_t TCAN4x5x_MCAN_RX_Header::XTD

Extended Identifier flag.

ALPHI TECHNOLOGY CORP. Page 92 REV 1.0
Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

	The documentation :	for this struct was	generated from the	e following file
--	---------------------	---------------------	--------------------	------------------

 $\bullet \quad \hbox{C:/Alphi/PCIeMiniSoftware/include/} \textbf{TCAN4x5x_Data_Structs.h}$

TCAN4x5x_MCAN_SID_Filter Struct Reference

Standard ID filter struct.
#include <TCAN4x5x_Data_Structs.h>

Public Attributes

- union {
- uint32_t word

full register as single 32-bit word

- struct {
- uint16_t **SFID2**: 11 *SFID2*[10:0].
- uint8_t **reserved**: 5 *Reserved*.
- uint16_t **SFID1**: 11 *SFID1*[10:0].
- TCAN4x5x_SID_SFEC_Values SFEC: 3 SFEC[2:0] Standard filter element configuration.
- TCAN4x5x_SID_SFT_Values SFT: 2 SFT Standard Filter Type.
- }
- };

Detailed Description

Standard ID filter struct.

Member Data Documentation

union { ... }

uint8_t TCAN4x5x_MCAN_SID_Filter::reserved

Reserved.

TCAN4x5x_SID_SFEC_Values TCAN4x5x_MCAN_SID_Filter::SFEC

SFEC[2:0] Standard filter element configuration.

ALPHI TECHNOLOGY CORP. Page 94 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

uint16_t TCAN4x5x_MCAN_SID_Filter::SFID1

SFID1[10:0].

uint16_t TCAN4x5x_MCAN_SID_Filter::SFID2

SFID2[10:0].

TCAN4x5x_SID_SFT_Values TCAN4x5x_MCAN_SID_Filter::SFT

SFT Standard Filter Type.

uint32_t TCAN4x5x_MCAN_SID_Filter::word

full register as single 32-bit word

The documentation for this struct was generated from the following file:

 $\bullet \quad \hbox{C:/Alphi/PCIeMiniSoftware/include/} \textbf{TCAN4x5x_Data_Structs.h}$

ALPHI TECHNOLOGY CORP. Page 95

TCAN4x5x_MCAN_TX_Header Struct Reference

CAN message header for transmitted messages. #include <TCAN4x5x Data Structs.h>

Public Attributes

- uint32_t **ID**: 29 CAN ID to send.
- uint8_t **RTR**: 1
 Remote Transmission Request flag.
- uint8_t **XTD**: 1 Extended Identifier flag.
- uint8_t **ESI**: 1 Error state indicator flag.
- uint8_t **DLCode**: 4 Data length code.
- uint8_t **BRS**: 1
 Bit rate switch used flag.
- uint8_t **FDF**: 1 CAN FD Format flag.
- uint8_t **reserved**: 1 Reserved.
- uint8_t EFC: 1 Event FIFO Control flag, to store tx events or not.
- uint8_t MM: 8

 Message Marker, used if EFC is set to 1.

Detailed Description

CAN message header for transmitted messages.

Member Data Documentation

uint8_t TCAN4x5x_MCAN_TX_Header::BRS

ALPHI TECHNOLOGY CORP. Page 96 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

Bit rate switch used flag. uint8_t TCAN4x5x_MCAN_TX_Header::DLCode Data length code. uint8_t TCAN4x5x_MCAN_TX_Header::EFC Event FIFO Control flag, to store tx events or not. uint8_t TCAN4x5x_MCAN_TX_Header::ESI Error state indicator flag. uint8 t TCAN4x5x MCAN TX Header::FDF CAN FD Format flag. uint32_t TCAN4x5x_MCAN_TX_Header::ID CAN ID to send. uint8_t TCAN4x5x_MCAN_TX_Header::MM Message Marker, used if EFC is set to 1. uint8_t TCAN4x5x_MCAN_TX_Header::reserved Reserved. uint8_t TCAN4x5x_MCAN_TX_Header::RTR Remote Transmission Request flag. uint8_t TCAN4x5x_MCAN_TX_Header::XTD

The documentation for this struct was generated from the following file:

• C:/Alphi/PCIeMiniSoftware/include/TCAN4x5x_Data_Structs.h

Extended Identifier flag.

ALPHI TECHNOLOGY CORP. Page 97 REV 1.0
Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

TCAN4x5x_MCAN_XID_Filter Struct Reference

Extended ID filter struct.
#include <TCAN4x5x Data Structs.h>

Public Attributes

- uint32_t **EFID2**: 29 *EFID2*[28:0].
- uint8_t **reserved**: 1 Reserved.
- TCAN4x5x_XID_EFT_Values EFT: 2 EFT[1:0].
- uint32_t **EFID1**: 29 *EFID1*[28:0].
- TCAN4x5x_XID_EFEC_Values EFEC: 3 SFT Standard Filter Type.

Detailed Description

Extended ID filter struct.

Member Data Documentation

TCAN4x5x_XID_EFEC_Values TCAN4x5x_MCAN_XID_Filter::EFEC

SFT Standard Filter Type.

uint32_t TCAN4x5x_MCAN_XID_Filter::EFID1

EFID1[28:0].

uint32_t TCAN4x5x_MCAN_XID_Filter::EFID2

EFID2[28:0].

TCAN4x5x_XID_EFT_Values TCAN4x5x_MCAN_XID_Filter::EFT

EFT[1:0].

ALPHI TECHNOLOGY CORP. Page 98 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

uint8_t TCAN4x5x_MCAN_XID_Filter::reserved Reserved.

The documentation for this struct was generated from the following file:

 $C:/Alphi/PCIeMiniSoftware/include/TCAN4x5x_Data_Structs.h$

Page 99 ALPHI TECHNOLOGY CORP.

TCAN4x5x_MRAM_Config Struct Reference

Defines the number of MRAM elements and the size of the elements. #include <TCAN4x5x Data Structs.h>

Public Attributes

• uint8 t SIDNumElements: 8

Standard ID Number of Filter Elements: The number of 11-bit filters the user would like Valid range is: 0 to 128.

uint8_t XIDNumElements: 7

Extended ID Number of Filter Elements: The number of 29-bit filters the user would like Valid range is: 0 to 64.

• uint8_t **Rx0NumElements**: 7

RX FIFO 0 number of elements: The number of elements for the RX FIFO 0 Valid range is: 0 to 64.

• TCAN4x5x_MRAM_Element_Data_Size Rx0ElementSize: 3

RX FIFO 0 element size: The number of bytes for the RX 0 FIFO (data payload)

• uint8_t **Rx1NumElements**: 7

RX FIFO 1 number of elements: The number of elements for the RX FIFO 1 Valid range is: 0 to 64.

TCAN4x5x_MRAM_Element_Data_Size Rx1ElementSize: 3

RX FIFO 1 element size: The number of bytes for the RX 1 FIFO (data payload)

uint8_t RxBufNumElements: 7

RX Buffers number of elements: The number of elements for the RX Buffers (Not the FIFO) Valid range is: 0 to 64.

• TCAN4x5x_MRAM_Element_Data_Size RxBufElementSize: 3

RX Buffers element size: The number of bytes for the RX Buffers (data payload), not the FIFO.

• uint8_t **TxEventFIFONumElements**: 6

TX Event FIFO number of elements: The number of elements for the TX Event FIFO Valid range is: 0 to 32.

uint8_t TxBufferNumElements: 6

TX Buffers number of elements: The number of elements for the TX Buffers Valid range is: 0 to 32.

• TCAN4x5x_MRAM_Element_Data_Size TxBufferElementSize: 3

TX Buffers element size: The number of bytes for the TX Buffers (data payload)

ALPHI TECHNOLOGY CORP. Page 100 REV 1.0
Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

Detailed Description

Defines the number of MRAM elements and the size of the elements.

Member Data Documentation

TCAN4x5x_MRAM_Element_Data_Size TCAN4x5x_MRAM_Config::Rx0ElementSize

RX FIFO 0 element size: The number of bytes for the RX 0 FIFO (data payload)

uint8_t TCAN4x5x_MRAM_Config::Rx0NumElements

RX FIFO 0 number of elements: The number of elements for the RX FIFO 0 Valid range is: 0 to 64.

TCAN4x5x_MRAM_Element_Data_Size TCAN4x5x_MRAM_Config::Rx1ElementSize

RX FIFO 1 element size: The number of bytes for the RX 1 FIFO (data payload)

uint8_t TCAN4x5x_MRAM_Config::Rx1NumElements

RX FIFO 1 number of elements: The number of elements for the RX FIFO 1 Valid range is: 0 to 64.

TCAN4x5x_MRAM_Element_Data_Size TCAN4x5x_MRAM_Config::RxBufElementSize

RX Buffers element size: The number of bytes for the RX Buffers (data payload), not the FIFO.

uint8_t TCAN4x5x_MRAM_Config::RxBufNumElements

RX Buffers number of elements: The number of elements for the RX Buffers (Not the FIFO)

Valid range is: 0 to 64.

uint8_t TCAN4x5x_MRAM_Config::SIDNumElements

Standard ID Number of Filter Elements: The number of 11-bit filters the user would like Valid range is: 0 to 128.

TCAN4x5x_MRAM_Element_Data_Size TCAN4x5x_MRAM_Config::TxBufferElementSize

TX Buffers element size: The number of bytes for the TX Buffers (data payload)

ALPHI TECHNOLOGY CORP. Page 101 REV 1.0
Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

uint8_t TCAN4x5x_MRAM_Config::TxBufferNumElements

TX Buffers number of elements: The number of elements for the TX Buffers Valid range is: 0 to 32.

uint8_t TCAN4x5x_MRAM_Config::TxEventFIFONumElements

TX Event FIFO number of elements: The number of elements for the TX Event FIFO Valid range is: 0 to 32.

uint8_t TCAN4x5x_MRAM_Config::XIDNumElements

Extended ID Number of Filter Elements: The number of 29-bit filters the user would like Valid range is: 0 to 64.

The documentation for this struct was generated from the following file:

C:/Alphi/PCIeMiniSoftware/include/TCAN4x5x_Data_Structs.h

ALPHI TECHNOLOGY CORP. Page 102 REV 1.0
Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

TcanInterface Class Reference

This class implements the **TCAN4550** SPI interface. #include <TCAN4550.h>

Inheritance diagram for TcanInterface:



Public Member Functions

- **TcanInterface** (volatile void *spiAddr, AlteraPio *rst, uint8_t nbr) *Constructor*.
- void **reset** ()

 reset the **TCAN4550** chip
- uint32_t getStatus ()
 Get the SPI interface status.
- volatile void * getAddress ()
 Get the address of the SPI controller.
- void **AHB_WRITE_32** (uint16_t address, uint32_t data)
- void **AHB_WRITE_BURST_START** (uint16_t address, uint8_t words)
- void AHB_WRITE_BURST_WRITE (uint32_t data)
- void AHB_WRITE_BURST_END (void)
- uint32_t AHB_READ_32 (uint16_t address)
- void AHB_READ_BURST_START (uint16_t address, uint8_t words)
- uint32_t AHB_READ_BURST_READ (void)
- void AHB_READ_BURST_END (void)

Public Attributes

- uint8_t slave TCAN4550 chip select index.
- AlteraPio * rstPio

Detailed Description

This class implements the **TCAN4550** SPI interface.

Constructor & Destructor Documentation

TcanInterface::TcanInterface (volatile void * spiAddr, AlteraPio * rst, uint8_t nbr)[inline]

ALPHI TECHNOLOGY CORP. Page 103 REV 1.0
Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

Constructor.

Parameters

spiAddr	Address of the SPI controller	
rst	Address of the PIO controlling the reset line	
nbr	Chip select line number.	

Member Function Documentation

uint32_t TcanInterface::AHB_READ_32 (uint16_t address)

void TcanInterface::AHB_READ_BURST_END (void)

uint32_t TcanInterface::AHB_READ_BURST_READ (void)

void TcanInterface::AHB_READ_BURST_START (uint16_t address, uint8_t words)

void TcanInterface::AHB_WRITE_32 (uint16_t address, uint32_t data)

void TcanInterface::AHB_WRITE_BURST_END (void)

void TcanInterface::AHB_WRITE_BURST_START (uint16_t address, uint8_t words)

void TcanInterface::AHB_WRITE_BURST_WRITE (uint32_t data)

volatile void* TcanInterface::getAddress () [inline]

Get the address of the SPI controller.

Return values

Address	in user space.

uint32_t TcanInterface::getStatus ()[inline]

Get the SPI interface status.

The bits are defined by the **AlteraSpi** class.

Return values

Status	register content.	
--------	-------------------	--

void TcanInterface::reset ()[inline]

reset the TCAN4550 chip

ALPHI TECHNOLOGY CORP. Page 104 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

Member Data Documentation

AlteraPio* TcanInterface::rstPio

uint8_t TcanInterface::slave

TCAN4550 chip select index.

The documentation for this class was generated from the following files:

- C:/Alphi/PCIeMiniSoftware/include/TCAN4550.h
- TCAN4x5x_SPI.cpp

ALPHI TECHNOLOGY CORP. Page 105 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

TransferDesc Class Reference

Structure containing the details of a DMA transaction. #include <AlteraDma.h>

Public Attributes

- volatile uint32_t dest_offset
 32-bit FPGA Avalon bus address of destination
- volatile uint32_t **src_offset**32-bit FPGA Avalon bus address of source
- uint32_t **tfr_length**length of the transfer
- uint32_t flags
- uint32_t **txs_offset**Offset in the mapping area.
- uint32_t **bufLength**Size of the buffer in bytes.
- uint32_t * userSpaceBuffer PC buffer address as an user-space address.
- bool **fPolling**Polling or interrupt for end of transfer (not yet implemented)

Detailed Description

Structure containing the details of a DMA transaction.

Member Data Documentation

uint32_t TransferDesc::bufLength

Size of the buffer in bytes.

volatile uint32_t TransferDesc::dest_offset

32-bit FPGA Avalon bus address of destination

ALPHI TECHNOLOGY CORP. Page 106 REV 1.0
Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

uint32_t TransferDesc::flags

bool TransferDesc::fPolling

Polling or interrupt for end of transfer (not yet implemented)

volatile uint32_t TransferDesc::src_offset

32-bit FPGA Avalon bus address of source

uint32_t TransferDesc::tfr_length

length of the transfer

uint32_t TransferDesc::txs_offset

Offset in the mapping area.

uint32_t* TransferDesc::userSpaceBuffer

PC buffer address as an user-space address.

The documentation for this class was generated from the following file:

C:/Alphi/PCIeMiniSoftware/include/AlteraDma.h

ALPHI TECHNOLOGY CORP. Page 107

File Documentation

C:/Alphi/PCleMiniSoftware/include/AlphiBoard.h File Reference

Base PCIe board class with Jungo driver and Altera PCIe hardware.

```
#include <stdint.h>
#include <stdio.h>
#include <Windows.h>
#include "AlphiDll.h"
#include <wdc_defs.h>
#include "PcieCra.h"
#include "AlteraDma.h"
```

Classes

- struct MINIPCIE_DEV_CTX

 Minipcie Device Information Structure.
- struct **LinearAddress**Memory Segment Descriptor.
- struct MINIPCIE_INT_RESULT
- Interrupt result information structure.class BoardVersion
- Board Hardware identification and version.
- class AlphiBoard
 Base class implementing a PCIe board and the Jungo driver.

Macros

- #define ErrLog printf
- #define TraceLog printf
- #define **CLOCK_REALTIME** 0

Typedefs

- typedef void(* MINIPCIE_INT_HANDLER) (void *pIntData) minipcie_arinc429 diagnostics interrupt handler function type
- typedef void(* MINIPCIE_EVENT_HANDLER) (WDC_DEVICE_HANDLE hDev, DWORD dwAction)
 - minipcie_arinc429 diagnostics plug-and-play and power management events handler function type
- typedef struct MINIPCIE_DEV_CTX * PMINIPCIE_DEV_CTX
- typedef struct LinearAddress LinearAddress Memory Segment Descriptor.

Functions

• static int **clock_gettime** (int, struct timespec *spec) *get system time with a nanosecond definition*

ALPHI TECHNOLOGY CORP. Page 108 REV 1.0
Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

- static void **usleep** (__int64 usec) Sleep for a number of microseconds.
- static void **nanosleep** (struct timespec *t, void *na)

Detailed Description

Base PCIe board class with Jungo driver and Altera PCIe hardware.

Macro Definition Documentation

#define CLOCK_REALTIME 0

#define ErrLog printf

#define TraceLog printf

Typedef Documentation

typedef struct LinearAddress LinearAddress

Memory Segment Descriptor.

typedef void(* MINIPCIE_EVENT_HANDLER) (WDC_DEVICE_HANDLE hDev, DWORD dwAction)

minipcie_arinc429 diagnostics plug-and-play and power management events handler function type

typedef void(* MINIPCIE_INT_HANDLER) (void *pIntData)

minipcie_arinc429 diagnostics interrupt handler function type

typedef struct MINIPCIE_DEV_CTX * PMINIPCIE_DEV_CTX

Function Documentation

static int clock_gettime (int , struct timespec * spec)[inline], [static]

get system time with a nanosecond definition

static void nanosleep (struct timespec * t, void * na)[inline], [static]

static void usleep (__int64 usec)[inline], [static]

Sleep for a number of microseconds.

ALPHI TECHNOLOGY CORP.

Page 109

REV 1.0

Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

Parameters

usec	Number of microseconds to sleep	
------	---------------------------------	--

ALPHI TECHNOLOGY CORP. Page 110 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

C:/Alphi/PCleMiniSoftware/include/AlphiDII.h File Reference

Utility DLL definitions. #include "time.h"

Macros

- #define LINUX
- #define UNIX
- #define **FALSE** 0
- #define **TRUE** 1
- #define **ALPHI_S_OK** 0
- #define **Dll** __declspec(dllimport)

Typedefs

typedef int HRESULT

Detailed Description

Utility DLL definitions.

Macro Definition Documentation

#define ALPHI_S_OK 0

#define DII __declspec(dllimport)

#define FALSE 0

#define LINUX

#define TRUE 1

#define UNIX

Typedef Documentation

typedef int HRESULT

Page 111 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

C:/Alphi/PCleMiniSoftware/include/AlphiErrorCodes.h File Reference

Description of the Error Codes used by the libraries. #include "AlphiDll.h"

Macros

- #define **ERRCODE NO ERROR** 0
- #define **ERRCODE SUCCESS** 0
- #define **ERRCODE INTERNAL ERROR** 1
- #define ERRCODE INVALID BOARD NUM ERRCODE INTERNAL ERROR + 1
- #define ERRCODE_BOARD_NOT_PRESENT ERRCODE_INTERNAL_ERROR + 1
- #define ERRCODE_INVALID_HANDLE ERRCODE_INVALID_BOARD_NUM + 1
- #define ERRCODE_INVALID_CHANNEL_NUM ERRCODE_INVALID_HANDLE + 1
- #define

ERRCODE_INVALID_SELF_TEST_ENABLE_VAL ERRCODE_INVALID_CHANNEL_NUM + 1

#define

ERRCODE INVALID VALUE ERRCODE INVALID SELF TEST ENABLE VAL + 1

- #define ERRCODE INPUT MODE ERRCODE INVALID VALUE + 1
- #define ERRCODE_OUTPUT_MODE ERRCODE_INPUT_MODE + 1
- #define ERRCODE_INVALID_LOGIC_SEL ERRCODE_OUTPUT_MODE + 1
- #define ERRCODE INVALID STROBE MODE ERRCODE INVALID LOGIC SEL + 1
- #define ERRCODE_INVALID_GROUP ERRCODE_INVALID_STROBE_MODE + 1
- #define ERRCODE_INVALID_FREQUENCY ERRCODE_INVALID_GROUP + 1
- #define ERRCODE_INVALID_INPUT_MODE ERRCODE_INVALID_FREQUENCY + 1
- #define ERRCODE_INVALID_MASK_VALUE ERRCODE_INVALID_INPUT_MODE +
- #define ERRCODE_INVALID_MODE ERRCODE_INVALID_MASK_VALUE + 1
- #define ERRCODE INVALID SELF TEST DATA ERRCODE INVALID MODE + 1
- #define ERRCODE FAILED SELF TEST ERRCODE SELF TEST DISABLE + 1
- #define ERRCODE_INVALID_TIME_BOUNCE_VAL ERRCODE_FAILED_SELF_TEST + 1
- #define
 - ERRCODE_INT_ALREADY_ENABLED ERRCODE_INVALID_TIME_BOUNCE_VAL + 1
- #define ERRCODE_INT_NOT_ENABLED ERRCODE_INT_ALREADY_ENABLED + 1
- #define ERRCODE INVALID TRANRECVSTS ERRCODE INT NOT ENABLED + 1
- #define
 - ${f ERRCODE_INVALID_TRANSNUMBER}$ ${f ERRCODE_INVALID_TRANRECVSTS}+1$
- #define ERRCODE_INVALID_RECVNUMBER ERRCODE_INVALID_TRANSNUMBER
 + 1
- #define ERRCODE_INVALID_RECVSTATUS ERRCODE_INVALID_RECVNUMBER+1
- #define ERRCODE_INVALID_TRPAIR ERRCODE_INVALID_RECVSTATUS + 1
- #define ERRCODE_INVALID_TRANSSTATUS ERRCODE_INVALID_TRPAIR + 1
- #define ERRCODE_INVALID_LABELNUMBER ERRCODE_INVALID_TRANSSTATUS + 1
- #define ERRCODE INVALID SDI ERRCODE INVALID LABELNUMBER + 1
- #define ERRCODE_INVALID_PARITY ERRCODE_INVALID_SDI + 1
- #define ERRCODE_INVALID_DATARATE ERRCODE_INVALID_PARITY + 1
- #define ERRCODE INVALID DATALENGTH ERRCODE INVALID DATARATE + 1
- #define ERRCODE_INVALID_SSM ERRCODE_INVALID_DATALENGTH + 1
- #define ERRCODE_INVALID_EMTINTSTS ERRCODE_INVALID_SSM + 1

- #define ERRCODE_INVALID_HFINTSTS ERRCODE_INVALID_EMTINTSTS + 1
- $\# define \ \textbf{ERRCODE_INVALID_FINTSTS} \ \ \textbf{ERRCODE_INVALID_HFINTSTS} + 1$
- #define ERRCODE_INVALID_COMMAND ERRCODE_INVALID_FINTSTS + 1
- #define ERRCODE_RX_UNDERFLOW ERRCODE_INVALID_COMMAND + 1
- #define ERRCODE_TX_OVERFLOW ERRCODE_RX_UNDERFLOW + 1
- #define ERRCODE BUSY ERRCODE TX OVERFLOW + 1
- #define ERRCODE_TIMEOUT ERRCODE_BUSY + 1
- $\# define \ \textbf{ERRCODE_INVALID_ALIGNMENT} \ \ \textbf{ERRCODE_TIMEOUT} + 1$

Typedefs

typedef int PCIeMini_status

Functions

DLL char * getAlphiErrorMsg (PCIeMini_status errCode) Gives the string description of an error code.

Detailed Description

Description of the Error Codes used by the libraries.

Page 113 ALPHI TECHNOLOGY CORP.

Macro Definition Documentation

#define ERRCODE BOARD NOT PRESENT ERRCODE INTERNAL ERROR + 1 #define ERRCODE_BUSY ERRCODE_TX_OVERFLOW + 1 #define ERRCODE FAILED SELF TEST ERRCODE SELF TEST DISABLE + 1 #define ERRCODE INPUT MODE ERRCODE INVALID VALUE + 1 #define ERRCODE_INT_ALREADY_ENABLED ERRCODE_INVALID_TIME_BOUNCE_VAL + 1 #define ERRCODE INT NOT ENABLED ERRCODE INT ALREADY ENABLED + 1 #define ERRCODE_INTERNAL_ERROR 1 #define ERRCODE INVALID ALIGNMENT ERRCODE TIMEOUT + 1 #define ERRCODE INVALID CHANNEL NUM ERRCODE INVALID HANDLE + 1 #define ERRCODE_INVALID_COMMAND ERRCODE_INVALID_FINTSTS + 1 #define ERRCODE INVALID DATALENGTH ERRCODE INVALID DATARATE + 1 #define ERRCODE INVALID DATARATE ERRCODE INVALID PARITY + 1 #define ERRCODE INVALID EMTINTSTS ERRCODE INVALID SSM + 1 #define ERRCODE INVALID FINTSTS ERRCODE INVALID HFINTSTS + 1 #define ERRCODE_INVALID_FREQUENCY ERRCODE_INVALID_GROUP + 1 #define ERRCODE INVALID GROUP ERRCODE INVALID STROBE MODE + 1 #define ERRCODE INVALID HANDLE ERRCODE INVALID BOARD NUM + 1 #define ERRCODE_INVALID_HFINTSTS ERRCODE_INVALID_EMTINTSTS + 1 #define ERRCODE INVALID INPUT MODE ERRCODE INVALID FREQUENCY + 1 #define ERRCODE INVALID LABELNUMBER ERRCODE INVALID TRANSSTATUS + #define ERRCODE INVALID LOGIC SEL ERRCODE OUTPUT MODE + 1 #define ERRCODE_INVALID_MODE ERRCODE_INVALID_MASK_VALUE + 1

ALPHI TECHNOLOGY CORP. Page 114 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

```
#define ERRCODE_INVALID_PARITY ERRCODE_INVALID_SDI + 1
#define ERRCODE INVALID RECVNUMBER ERRCODE INVALID TRANSNUMBER + 1
#define ERRCODE_INVALID_RECVSTATUS ERRCODE_INVALID_RECVNUMBER+1
#define ERRCODE_INVALID_SDI ERRCODE_INVALID_LABELNUMBER + 1
#define
ERRCODE_INVALID_SELF_TEST_ENABLE_VAL ERRCODE_INVALID_CHANNEL_NU
#define ERRCODE_INVALID_SSM ERRCODE_INVALID_DATALENGTH + 1
#define ERRCODE_INVALID_STROBE_MODE ERRCODE_INVALID_LOGIC_SEL + 1
#define ERRCODE INVALID TIME BOUNCE VAL ERRCODE FAILED SELF TEST +
#define ERRCODE_INVALID_TRANRECVSTS ERRCODE_INT_NOT_ENABLED + 1
#define ERRCODE_INVALID_TRPAIR ERRCODE_INVALID_RECVSTATUS + 1
#define ERRCODE_INVALID_VALUE ERRCODE_INVALID_SELF_TEST_ENABLE_VAL
#define ERRCODE_NO_ERROR 0
#define ERRCODE OUTPUT MODE ERRCODE INPUT MODE + 1
#define ERRCODE_RX_UNDERFLOW ERRCODE_INVALID_COMMAND + 1
#define ERRCODE SELF TEST DISABLE ERRCODE INVALID SELF TEST DATA +
#define ERRCODE SUCCESS 0
#define ERRCODE_TIMEOUT ERRCODE_BUSY + 1
#define ERRCODE_TX_OVERFLOW ERRCODE_RX_UNDERFLOW + 1
```

Typedef Documentation

typedef int PCIeMini_status

ALPHI TECHNOLOGY CORP. Page 115 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

Function Documentation

DLL char* getAlphiErrorMsg (PCleMini_status errCode)

Gives the string description of an error code.

Parameters

. a. ao.o.o	
errCode	Error code returned by a function
Return values	
C-	of the error
string,descript	ion

ALPHI TECHNOLOGY CORP. Page 116 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

C:/Alphi/PCleMiniSoftware/include/AlteraDma.h File Reference

Description of the low-level access routines to the SPI.

#include <stddef.h>
#include <stdio.h>
#include <stdint.h>
#include "AlphiDll.h"

Classes

• class **TransferDesc**

Structure containing the details of a DMA transaction.

• class AlteraDma

Low level SPI interface to the SPI hardware.

Macros

- #define **ALT_AVALON_DMA_MODE_MSK** (0xf)
- #define ALT_AVALON_DMA_MODE_8 (0x0)
- #define ALT AVALON DMA MODE 16 (0x1)
- #define **ALT AVALON DMA MODE 32** (0x3)
- #define **ALT AVALON DMA MODE 64** (0x7)
- #define ALT_AVALON_DMA_MODE_128 (0xf)
- #define ALT_AVALON_DMA_TX_STREAM (0x20)
- #define ALT_AVALON_DMA_RX_STREAM (0x40)
- #define **ALT_DMA_TX_STREAM_ON** (0x1)
- #define **ALT_DMA_TX_STREAM_OFF** (0x2)
- #define **ALT_DMA_RX_STREAM_ON** (0x3)
- #define **ALT_DMA_RX_STREAM_OFF** (0x4)
- #define **ALT_DMA_SET_MODE_8** (0x5) *Transfer data in units of 8 bits.*

#define **ALT DMA SET MODE 16** (0x6)

Transfer data in units of 16 bits.

• #define **ALT DMA SET MODE 32** (0x7)

Transfer data in units of 32 bits.

• #define **ALT_DMA_SET_MODE_64** (0x8)

Transfer data in units of 64 bits.

• #define ALT_DMA_SET_MODE_128 (0x9)

Transfer data in units of 128 bits.

• #define **ALT_DMA_GET_MODE** (0xa)

Get the current transfer mode.

- #define ALTERA_AVALON_DMA_CONTROL_BYTE_MSK (0x1)
- #define ALTERA_AVALON_DMA_CONTROL_HW_MSK (0x2)
- #define ALTERA_AVALON_DMA_CONTROL_WORD_MSK (0x4)
- #define ALTERA_AVALON_DMA_CONTROL_GO_MSK (0x8)
- #define ALTERA_AVALON_DMA_CONTROL_I_EN_MSK (0x10)

ALPHI TECHNOLOGY CORP.

Page 117

REV 1.0

- #define ALTERA_AVALON_DMA_CONTROL_REEN_MSK (0x20)
- #define ALTERA_AVALON_DMA_CONTROL_WEEN_MSK (0x40)
- #define ALTERA_AVALON_DMA_CONTROL_LEEN_MSK (0x80)
- #define ALTERA_AVALON_DMA_CONTROL_RCON_MSK (0x100)
- #define ALTERA_AVALON_DMA_CONTROL_WCON_MSK (0x200)
- #define ALTERA_AVALON_DMA_CONTROL_DWORD_MSK (0x400)
- #define ALTERA_AVALON_DMA_CONTROL_QWORD_MSK (0x800)
- #define ALTERA_AVALON_DMA_CONTROL_SOFTWARERESET_MSK (0x1000)
- #define ALTERA AVALON DMA STATUS DONE MSK (0x1)
- #define **ALTERA_AVALON_DMA_STATUS_BUSY_MSK** (0x2)
- #define ALTERA_AVALON_DMA_STATUS_REOP_MSK (0x4)
- #define ALTERA_AVALON_DMA_STATUS_WEOP_MSK (0x8)
- #define ALTERA_AVALON_DMA_STATUS_LEN_MSK (0x10)
- #define **ALT AVALON DMA NSLOTS** (4)
- #define ALT_AVALON_DMA_NSLOTS_MSK (ALT_AVALON_DMA_NSLOTS 1)

Typedefs

- typedef void() alt_txchan_done(void *handle)
- typedef void() alt_rxchan_done(void *handle, void *data)

Detailed Description

Description of the low-level access routines to the SPI.

Macro Definition Documentation

#define ALT_AVALON_DMA_MODE_128 (0xf)

#define ALT_AVALON_DMA_MODE_16 (0x1)

#define ALT_AVALON_DMA_MODE_32 (0x3)

#define ALT_AVALON_DMA_MODE_64 (0x7)

#define ALT AVALON DMA MODE 8 (0x0)

#define ALT_AVALON_DMA_MODE_MSK (0xf)

#define ALT_AVALON_DMA_NSLOTS (4)

#define ALT_AVALON_DMA_NSLOTS_MSK (ALT_AVALON_DMA_NSLOTS - 1)

#define ALT_AVALON_DMA_RX_STREAM (0x40)

#define ALT_AVALON_DMA_TX_STREAM (0x20)

#define ALT_DMA_GET_MODE (0xa)

Get the current transfer mode.

ALPHI TECHNOLOGY CORP. Page 118 REV 1.0
Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

#define ALT_DMA_RX_STREAM_OFF (0x4)

#define ALT_DMA_RX_STREAM_ON (0x3)

#define ALT_DMA_SET_MODE_128 (0x9)

Transfer data in units of 128 bits.

#define ALT_DMA_SET_MODE_16 (0x6)

Transfer data in units of 16 bits.

#define ALT_DMA_SET_MODE_32 (0x7)

Transfer data in units of 32 bits.

#define ALT_DMA_SET_MODE_64 (0x8)

Transfer data in units of 64 bits.

#define ALT_DMA_SET_MODE_8 (0x5)

Transfer data in units of 8 bits.

ALPHI TECHNOLOGY CORP. Page 119 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

#define ALT_DMA_TX_STREAM_OFF (0x2)

#define ALT_DMA_TX_STREAM_ON (0x1)

#define ALTERA_AVALON_DMA_CONTROL_BYTE_MSK (0x1)

#define ALTERA_AVALON_DMA_CONTROL_DWORD_MSK (0x400)

#define ALTERA_AVALON_DMA_CONTROL_GO_MSK (0x8)

#define ALTERA_AVALON_DMA_CONTROL_HW_MSK (0x2)

#define ALTERA_AVALON_DMA_CONTROL_I_EN_MSK (0x10)

#define ALTERA AVALON DMA CONTROL LEEN MSK (0x80)

#define ALTERA_AVALON_DMA_CONTROL_QWORD_MSK (0x800)

#define ALTERA_AVALON_DMA_CONTROL_RCON_MSK (0x100)

#define ALTERA_AVALON_DMA_CONTROL_REEN_MSK (0x20)

#define ALTERA_AVALON_DMA_CONTROL_SOFTWARERESET_MSK (0x1000)

#define ALTERA_AVALON_DMA_CONTROL_WCON_MSK (0x200)

#define ALTERA_AVALON_DMA_CONTROL_WEEN_MSK (0x40)

#define ALTERA_AVALON_DMA_CONTROL_WORD_MSK (0x4)

#define ALTERA_AVALON_DMA_STATUS_BUSY_MSK (0x2)

#define ALTERA_AVALON_DMA_STATUS_DONE_MSK (0x1)

#define ALTERA_AVALON_DMA_STATUS_LEN_MSK (0x10)

#define ALTERA AVALON DMA STATUS REOP MSK (0x4)

#define ALTERA_AVALON_DMA_STATUS_WEOP_MSK (0x8)

Typedef Documentation

typedef void() alt_rxchan_done(void *handle, void *data)

typedef void() alt_txchan_done(void *handle)

C:/Alphi/PCleMiniSoftware/include/AlteraSpi.h File Reference

Description of the low-level access routines to the SPI.

#include <stddef.h> #include <stdint.h> #include "AlphiDll.h"

Classes

class AlteraSpi

Low level SPI interface to the SPI hardware.

Macros

- #define ALT AVALON SPI COMMAND MERGE (0x01)
- #define ALT_AVALON_SPI_COMMAND_TOGGLE_SS_N (0x02) option: toggle the SS line between words
- #define ALTERA_AVALON_SPI_STATUS_E_MSK (0x100)
- #define ALTERA_AVALON_SPI_STATUS_E_OFST (8)
- #define ALTERA AVALON SPI CONTROL IROE MSK (0x8)
- #define ALTERA_AVALON_SPI_CONTROL_IROE_OFST (3)
- #define ALTERA_AVALON_SPI_CONTROL_ITOE_MSK (0x10)
- #define ALTERA_AVALON_SPI_CONTROL_ITOE_OFST (4)
- #define ALTERA_AVALON_SPI_CONTROL_ITRDY_MSK (0x40)
- #define ALTERA_AVALON_SPI_CONTROL_ITRDY_OFS (6)
- #define ALTERA AVALON SPI CONTROL IRRDY MSK (0x80)
- #define ALTERA_AVALON_SPI_CONTROL_IRRDY_OFS (7)
- #define ALTERA_AVALON_SPI_CONTROL_IE_MSK (0x100)
- #define ALTERA_AVALON_SPI_CONTROL_IE_OFST (8)
- #define ALTERA_AVALON_SPI_CONTROL_SSO_MSK (0x400)
- #define ALTERA_AVALON_SPI_CONTROL_SSO_OFST (10)

Detailed Description

Description of the low-level access routines to the SPI.

Macro Definition Documentation

#define ALT_AVALON_SPI_COMMAND_MERGE (0x01)

#define ALT_AVALON_SPI_COMMAND_TOGGLE_SS_N (0x02)

option: toggle the SS line between words

If you need the slave select line to be toggled between words then you should set the toggle bit in the flag.

Page 121 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020 #define ALTERA_AVALON_SPI_CONTROL_IE_MSK (0x100) #define ALTERA_AVALON_SPI_CONTROL_IE_OFST (8) #define ALTERA_AVALON_SPI_CONTROL_IROE_MSK (0x8) #define ALTERA_AVALON_SPI_CONTROL_IROE_OFST (3) #define ALTERA_AVALON_SPI_CONTROL_IRRDY_MSK (0x80) #define ALTERA_AVALON_SPI_CONTROL_IRRDY_OFS (7) #define ALTERA_AVALON_SPI_CONTROL_ITOE_MSK (0x10) #define ALTERA_AVALON_SPI_CONTROL_ITOE_OFST (4) #define ALTERA_AVALON_SPI_CONTROL_ITRDY_MSK (0x40) #define ALTERA_AVALON_SPI_CONTROL_ITRDY_OFS (6) #define ALTERA_AVALON_SPI_CONTROL_SSO_MSK (0x400) #define ALTERA_AVALON_SPI_CONTROL_SSO_OFST (10) #define ALTERA_AVALON_SPI_STATUS_E_MSK (0x100) #define ALTERA_AVALON_SPI_STATUS_E_OFST (8)

ALPHI TECHNOLOGY CORP. Page 122 Part Number: 928-25-001-0210

C:/Alphi/PCleMiniSoftware/include/IrigDecoder.h File Reference

Irig Decoder class to get time. #include "AlphiDll.h"
#include <stdint.h> #include <ctime>

Classes

- class IrigDecoder
- struct IrigDecoder::IrigDate

Detailed Description

Irig Decoder class to get time.

ALPHI TECHNOLOGY CORP. Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

C:/Alphi/PCleMiniSoftware/include/ParallelInput.h File Reference

Description of the Alphi Parallel Input class.

#include "AlphiDll.h"
#include <stdint.h>
#include "AlphiErrorCodes.h"

Classes

• class **ParallelInput**Alphi Avalon Pio controller class.

Detailed Description

Description of the Alphi Parallel Input class.

ALPHI TECHNOLOGY CORP. Page 124 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

C:/Alphi/PCleMiniSoftware/include/PcieCra.h File Reference

PCIe interface CRA class.
#include <stdint.h>
#include <stdio.h>
#include <Windows.h>
#include "AlphiDll.h"
#include "AlphiErrorCodes.h"

Classes

• class **PcieCra**PCIe CRA module controller class.

Detailed Description

PCIe interface CRA class.

ALPHI TECHNOLOGY CORP. Page 125 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

C:/Alphi/PCleMiniSoftware/include/PCleMini CAN FD.h File Reference

Definitition of the PCIeMini_CAN_FD board class.

```
#include <stdint.h>
#include <iostream>
#include "AlphiDll.h"
#include "AlphiBoard.h"
#include "AlphiErrorCodes.h"
#include "TCAN4550.h"
#include "IrigDecoder.h"
#include "AlteraPio.h"
#include "ParallelInput.h"
#include "CanFdNiosComm.h"
#include "AlteraDma.h"
#include "PcieCra.h"
```

Classes

• class PCIeMini_CAN_FD PCIeMini_CAN_FD controller board object.

Macros

- #define **PI_nINT_0** 0x0001
- #define PI_nWAKE_0 0x0002
- #define **PI_GPIO1_0** 0x0004
- #define **PI GPO2 0** 0x0008
- #define PI nINT 1 0x0010
- #define PI_nWAKE_1 0x0020
- #define **PI GPIO1 1** 0x0040
- #define **PI_GPO2_1** 0x0080
- #define **PI_nINT_2** 0x0100
- #define PI_nWAKE_2 0x0200
- #define **PI_GPIO1_2** 0x0400 #define **PI_GPO2_2** 0x0800
- #define **PI_nINT_3** 0x1000
- #define PI_nWAKE_3 0x2000
- #define **PI_GPIO1_3** 0x4000
- #define **PI_GPO2_3** 0x8000

Detailed Description

Definitition of the **PCIeMini_CAN_FD** board class.

Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

Macro Definition Documentation

#define PI_GPIO1_0 0x0004

#define PI_GPIO1_1 0x0040

#define PI_GPIO1_2 0x0400

#define PI_GPIO1_3 0x4000

#define PI_GPO2_0 0x0008

#define PI_GPO2_1 0x0080

#define PI_GPO2_2 0x0800

#define PI_GPO2_3 0x8000

#define PI_nINT_0 0x0001

#define PI_nINT_1 0x0010

#define PI_nINT_2 0x0100

#define PI_nINT_3 0x1000

#define PI_nWAKE_0 0x0002

#define PI_nWAKE_1 0x0020

#define PI_nWAKE_2 0x0200

#define PI_nWAKE_3 0x2000

ALPHI TECHNOLOGY CORP.

Page 127

REV 1.0

C:/Alphi/PCleMiniSoftware/include/TCAN4550.h File Reference

This file contains TCAN4550 functions.

#include "eusci_b_spi.h"

#include "TCAN4x5x_SPI.h"

#include "TCAN4x5x_Reg.h"

#include "TCAN4x5x_Data_Structs.h"

#include "AlteraPio.h"

#include "ParallelInput.h"

Classes

class TcanInterface

This class implements the TCAN4550 SPI interface.

• class TCAN4550

Macros

#define TCAN4x5x_MCAN_VERIFY_CONFIGURATION_WRITES

If TCAN4x5x_MCAN_VERIFY_CONFIGURATION_WRITES is defined, then each MCAN configuration write will be read and verified for correctness.

#define TCAN4x5x_DEVICE_VERIFY_CONFIGURATION_WRITES

If TCAN4x5x_DEVICE_VERIFY_CONFIGURATION_WRITES is defined, then each device configuration write will be read and verified for correctness.

Enumerations

- enum TCAN4x5x_MCAN_FIFO_Enum { RXFIFO0, RXFIFO1 }
- enum TCAN4x5x_WDT_Timer_Enum { TCAN4x5x_WDT_60MS, TCAN4x5x_WDT_600MS, TCAN4x5x_WDT_3S, TCAN4x5x_WDT_6S }
- enum TCAN4x5x_Device_Test_Mode_Enum {
 TCAN4x5x_DEVICE_TEST_MODE_NORMAL,
 TCAN4x5x_DEVICE_TEST_MODE_PHY,
 TCAN4x5x_DEVICE_TEST_MODE_CONTROLLER }
- enum TCAN4x5x_Device_Mode_Enum { TCAN4x5x_DEVICE_MODE_NORMAL, TCAN4x5x_DEVICE_MODE_STANDBY, TCAN4x5x_DEVICE_MODE_SLEEP }

Detailed Description

This file contains TCAN4550 functions.

It relies on the TCAN4x5x_SPI abstraction functions Additional Feature Sets of **TCAN4550** vs TCAN4x5x:

Watchdog Timer Functions

Macro Definition Documentation

#define TCAN4x5x_DEVICE_VERIFY_CONFIGURATION_WRITES

ALPHI TECHNOLOGY CORP. Page 128 REV 1.0
Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

If TCAN4x5x_DEVICE_VERIFY_CONFIGURATION_WRITES is defined, then each device configuration write will be read and verified for correctness.

#define TCAN4x5x_MCAN_VERIFY_CONFIGURATION_WRITES

If TCAN4x5x_MCAN_VERIFY_CONFIGURATION_WRITES is defined, then each MCAN configuration write will be read and verified for correctness.

Enumeration Type Documentation

enum TCAN4x5x_Device_Mode_Enum

Enumerator:

TCAN4x5x_DEVI	
CE_MODE_NOR	
MAL	
TCAN4x5x_DEVI	
CE_MODE_STA	
NDBY	
TCAN4x5x_DEVI	
CE_MODE_SLEE	
P	

enum TCAN4x5x_Device_Test_Mode_Enum

Enumerator:

TCAN4x5x_DEVI	
CE_TEST_MODE	
_NORMAL	
TCAN4x5x_DEVI	
CE_TEST_MODE	
PHY	
TCAN4x5x_DEVI	
CE_TEST_MODE	
_CONTROLLER	

enum TCAN4x5x_MCAN_FIFO_Enum

Enumerator:

RXFIFO0	
RXFIFO1	

enum TCAN4x5x_WDT_Timer_Enum

Enumerator:

TCAN4x5x_WDT	
_60MS	
TCAN4x5x_WDT	
_600MS	
TCAN4x5x_WDT	
_3S	

ALPHI TECHNOLOGY CORP. Page 129 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

TCANAv5v W/DT	
ICAN4AJA_WDI	
69	
_05	

ALPHI TECHNOLOGY CORP. Page 130 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

C:/Alphi/PCleMiniSoftware/include/TCAN4x5x_Data_Structs.h File Reference

This file contains the TCAN4x5x data structures. #include <stdint.h>

Classes

• struct TCAN4x5x_MCAN_Data_Timing_Simple

Used to setup the data timing parameters of the MCAN module This is a simplified struct, requiring only the prescaler value (1:x), number of time quanta before and after the sample point.

struct TCAN4x5x_MCAN_Data_Timing_Raw

Used to setup the timing parameters of the MCAN module This is the raw MCAN form of the struct which takes in the same values as the actual Bosch MCAN core.

• struct TCAN4x5x MCAN Nominal Timing Simple

Used to setup the nominal timing parameters of the MCAN module This is a simplified struct, requiring only the prescaler value (1:x), number of time quanta before and after the sample point.

• struct TCAN4x5x_MCAN_Nominal_Timing_Raw

Used to setup the nominal timing parameters of the MCAN module This is the raw MCAN form of the struct which takes in the same values as the actual Bosch MCAN core.

struct TCAN4x5x_MRAM_Config

Defines the number of MRAM elements and the size of the elements.

• struct TCAN4x5x_MCAN_CCCR_Config

struct containing the bit fields of the MCAN CCCR register

struct TCAN4x5x_MCAN_Interrupts

Struct containing the MCAN interrupt bit field.

• struct TCAN4x5x_MCAN_Interrupt_Enable

Struct containing the MCAN interrupt enable bit field.

struct TCAN4x5x_MCAN_RX_Header

CAN message header.

• struct TCAN4x5x_MCAN_TX_Header

CAN message header for transmitted messages.

struct TCAN4x5x MCAN SID Filter

Standard ID filter struct.

• struct TCAN4x5x_MCAN_XID_Filter

Extended ID filter struct.

• struct TCAN4x5x Device Interrupts

Struct containing the device interrupt bit field.

struct TCAN4x5x_Device_Interrupt_Enable

Struct containing the device interrupt enable bit field.

Enumerations

enum TCAN4x5x_MRAM_Element_Data_Size { MRAM_8_Byte_Data = 0, MRAM_12_Byte_Data = 0x1, MRAM_16_Byte_Data = 0x2, MRAM_20_Byte_Data = 0x3, MRAM_24_Byte_Data = 0x4, MRAM_32_Byte_Data = 0x5, MRAM_48_Byte_Data = 0x6, MRAM_64_Byte_Data = 0x7 }

Data payload defines for the different MRAM sections, used by the **TCAN4x5x_MRAM_Config** struct.

• enum TCAN4x5x_SID_SFEC_Values { TCAN4x5x_SID_SFEC_DISABLED = 0x0, TCAN4x5x_SID_SFEC_STORERX0 = 0x1, TCAN4x5x_SID_SFEC_STORERX1 = 0x2, TCAN4x5x_SID_SFEC_REJECTMATCH = 0x3, TCAN4x5x_SID_SFEC_PRIORITY =

ALPHI TECHNOLOGY CORP.

Page 131

REV 1.0

- 0x4, $TCAN4x5x_SID_SFEC_PRIORITYSTORERX0 = 0x5$, $TCAN4x5x_SID_SFEC_PRIORITYSTORERX1 = 0x6$, $TCAN4x5x_SID_SFEC_STORERXBUFORDEBUG = 0x7$ }
- enum TCAN4x5x_SID_SFT_Values { TCAN4x5x_SID_SFT_DISABLED = 0x3, TCAN4x5x_SID_SFT_CLASSIC = 0x2, TCAN4x5x_SID_SFT_DUALID = 0x1, TCAN4x5x_SID_SFT_RANGE = 0x0 }
- enum TCAN4x5x_XID_EFEC_Values { TCAN4x5x_XID_EFEC_DISABLED = 0x0, TCAN4x5x_XID_EFEC_STORERX0 = 0x1, TCAN4x5x_XID_EFEC_STORERX1 = 0x2, TCAN4x5x_XID_EFEC_REJECTMATCH = 0x3, TCAN4x5x_XID_EFEC_PRIORITY = 0x4, TCAN4x5x_XID_EFEC_PRIORITYSTORERX0 = 0x5, TCAN4x5x_XID_EFEC_PRIORITYSTORERX1 = 0x6, TCAN4x5x_XID_EFEC_STORERXBUFORDEBUG = 0x7 }
- enum TCAN4x5x_XID_EFT_Values { TCAN4x5x_XID_EFT_RANGENOMASK = 0x3, TCAN4x5x_XID_EFT_CLASSIC = 0x2, TCAN4x5x_XID_EFT_DUALID = 0x1, TCAN4x5x_XID_EFT_RANGE = 0x0 }

Detailed Description

This file contains the TCAN4x5x data structures.

It relies on the TCAN4x5x_SPI abstraction functions Additional Feature Sets of **TCAN4550** vs TCAN4x5x:

• Watchdog Timer Functions

Created on: Oct 1, 2017 Author: Texas Instruments

Copyright (c) 2017 Texas Instruments Incorporated. All rights reserved. Software License Agreement

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.

Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

Neither the name of Texas Instruments Incorporated nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Enumeration Type Documentation

enum TCAN4x5x_MRAM_Element_Data_Size

Data payload defines for the different MRAM sections, used by the ${\tt TCAN4x5x_MRAM_Config}$ struct.

Enumerator:

MRAM_8_Byte_ Data	8 bytes of data payload
MRAM_12_Byte_ Data	12 bytes of data payload
MRAM_16_Byte_ Data	16 bytes of data payload
MRAM_20_Byte_ Data	20 bytes of data payload
MRAM_24_Byte_ Data	24 bytes of data payload
MRAM_32_Byte_ Data	32 bytes of data payload
MRAM_48_Byte_ Data	48 bytes of data payload
MRAM_64_Byte_ Data	64 bytes of data payload

enum TCAN4x5x_SID_SFEC_Values

Enumerator:

TCAN4x5x_SID_	Disabled filter. This filter will do nothing if it matches a packet.
SFEC_DISABLE	
D	
TCAN4x5x_SID_	Store in RX FIFO 0 if the filter matches the incoming message.
SFEC_STORERX	
0	
TCAN4x5x_SID_	Store in RX FIFO 1 if the filter matches the incoming message.
SFEC_STORERX	
1	
TCAN4x5x_SID_	Reject the packet (do not store, do not notify MCU) if the filter matches
SFEC_REJECTM	the incoming message.
ATCH	
TCAN4x5x_SID_	Store in default location but set a high priority message interrupt if the
SFEC_PRIORITY	filter matches the incoming message.
	The materies the meoning message.
EGANIA 5 GID	
TCAN4x5x_SID_	Store in RX FIFO 0 and set a high priority message interrupt if the filter
SFEC_PRIORITY	matches the incoming message.
STORERX0	
TCAN4x5x_SID_	Store in RX FIFO 1 and set a high priority message interrupt if the filter
SFEC_PRIORITY	matches the incoming message.
STORERX1	materies the meeting message.

ALPHI TECHNOLOGY CORP. Page 133 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

TCAN4x5x_SID_ SFEC_STORERX BUFORDEBUG	Store in RX Buffer for debug if the filter matches the incoming message. SFT is ignored if this is selected.
---	--

enum TCAN4x5x_SID_SFT_Values

Enumerator:

TCAN4x5x_SID_ SFT_DISABLED	Disabled filter. This filter will match nothing.
TCAN4x5x_SID_ SFT_CLASSIC	Classic filter with SFID1 as the ID to match, and SFID2 as the bit mask that applies to SFID1.
TCAN4x5x_SID_ SFT_DUALID	Dual ID filter, where both SFID1 and SFID2 hold IDs that can match (must match exactly)
TCAN4x5x_SID_ SFT_RANGE	Range Filter. SFID1 holds the start address, and SFID2 holds the end address. Any address in between will match.

enum TCAN4x5x_XID_EFEC_Values

Enumerator:

TCAN4x5x_XID_ EFEC_DISABLE D	Disabled filter. This filter will do nothing if it matches a packet.
TCAN4x5x_XID_ EFEC_STORERX 0	Store in RX FIFO 0 if the filter matches the incoming message.
TCAN4x5x_XID_ EFEC_STORERX 1	Store in RX FIFO 1 if the filter matches the incoming message.
TCAN4x5x_XID_ EFEC_REJECTM ATCH	Reject the packet (do not store, do not notify MCU) if the filter matches the incoming message.
TCAN4x5x_XID_ EFEC_PRIORITY	Store in default location but set a high priority message interrupt if the filter matches the incoming message.
TCAN4x5x_XID_ EFEC_PRIORITY STORERX0	Store in RX FIFO 0 and set a high priority message interrupt if the filter matches the incoming message.
TCAN4x5x_XID_ EFEC_PRIORITY STORERX1	Store in RX FIFO 1 and set a high priority message interrupt if the filter matches the incoming message.
TCAN4x5x_XID_ EFEC_STORERX BUFORDEBUG	Store in RX Buffer for debug if the filter matches the incoming message.

enum TCAN4x5x_XID_EFT_Values

ALPHI TECHNOLOGY CORP. Page 134 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

Enumerator:

TCAN4x5x_XID_ EFT_RANGENO MASK	Range filter from EFID1 to EFID2, The XIDAM mask is not applied.
TCAN4x5x_XID_ EFT_CLASSIC	Classic Filter, EFID1 is the ID/filter, and EFID2 is the mask.
TCAN4x5x_XID_ EFT_DUALID	Dual ID filter matches if the incoming ID matches EFID1 or EFID2.
TCAN4x5x_XID_ EFT_RANGE	Range filter from EFID1 to EFID2.

ALPHI TECHNOLOGY CORP. Page 135 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

C:/Alphi/PCleMiniSoftware/include/TCAN4x5x Reg.h File Reference

This file contains the register definitions for the TCAN4x5x Family.

Macros

- #define MRAM_SIZE 2048
- #define REG SPI CONFIG 0x0000
- #define **REG DEV CONFIG** 0x0800
- #define **REG_MCAN** 0x1000
- #define REG_MRAM 0x8000
- #define **REG SPI DEVICE ID0** 0x0000
- #define **REG_SPI_DEVICE_ID1** 0x0004
- #define **REG_SPI_REVISION** 0x0008
- #define REG SPI STATUS 0x000C
- #define **REG_SPI_ERROR_STATUS_MASK** 0x0010
- #define **REG_DEV_MODES_AND_PINS** 0x0800
- #define REG DEV TIMESTAMP PRESCALER 0x0804
- #define **REG_DEV_TEST_REGISTERS** 0x0808
- #define **REG_DEV_IR** 0x0820
- #define **REG_DEV_IE** 0x0830
- #define **REG_MCAN_CREL** 0x1000
- #define REG_MCAN_ENDN 0x1004
- #define **REG_MCAN_CUST** 0x1008
- #define **REG MCAN DBTP** 0x100C
- #define **REG MCAN TEST** 0x1010
- #define **REG_MCAN_RWD** 0x1014
- #define **REG_MCAN_CCCR** 0x1018
- #define **REG_MCAN_NBTP** 0x101C
- #define **REG_MCAN_TSCC** 0x1020
- #define **REG_MCAN_TSCV** 0x1024 #define REG_MCAN_TOCC 0x1028
- #define REG_MCAN_TOCV 0x102C
- #define **REG_MCAN_ECR** 0x1040
- #define REG MCAN PSR 0x1044
- #define **REG_MCAN_TDCR** 0x1048
- #define **REG_MCAN_IR** 0x1050
- #define **REG_MCAN_IE** 0x1054
- #define **REG_MCAN_ILS** 0x1058
- #define REG_MCAN_ILE 0x105C
- #define **REG_MCAN_GFC** 0x1080
- #define REG MCAN SIDFC 0x1084
- #define REG MCAN XIDFC 0x1088
- #define **REG_MCAN_XIDAM** 0x1090
- #define REG_MCAN_HPMS 0x1094
- #define **REG_MCAN_NDAT1** 0x1098 #define REG_MCAN_NDAT2 0x109C
- #define **REG_MCAN_RXF0C** 0x10A0
- #define REG MCAN RXF0S 0x10A4
- #define REG_MCAN_RXF0A 0x10A8
- #define **REG_MCAN_RXBC** 0x10AC
- #define REG MCAN RXF1C 0x10B0
- #define **REG_MCAN_RXF1S** 0x10B4
- #define **REG_MCAN_RXF1A** 0x10B8

Page 136 928-25-001-0210 Part Number: Copyright ALPHI Technology Corporation, 2020

- #define **REG_MCAN_RXESC** 0x10BC
- #define **REG_MCAN_TXBC** 0x10C0
- #define **REG_MCAN_TXFQS** 0x10C4
- #define **REG_MCAN_TXESC** 0x10C8
- #define REG_MCAN_TXBRP 0x10CC
- #define **REG MCAN TXBAR** 0x10D0
- #define REG_MCAN_TXBCR 0x10D4
- #define **REG_MCAN_TXBTO** 0x10D8
- #define **REG MCAN TXBCF** 0x10DC
- #define **REG MCAN TXBTIE** 0x10E0
- #define REG_MCAN_TXBCIE 0x10E4
- #define REG_MCAN_TXEFC 0x10F0
- #define REG MCAN TXEFS 0x10F4
- #define **REG MCAN TXEFA** 0x10F8
- #define MCAN DLC 0B 0x00000000
- #define MCAN DLC 1B 0x00000001
- #define MCAN_DLC_2B 0x00000002
- #define MCAN_DLC_3B 0x00000003
- #define MCAN_DLC_4B 0x00000004
- #define MCAN_DLC_5B 0x00000005
- #define MCAN_DLC_6B 0x00000006
- #define MCAN_DLC_7B 0x00000007
- #define MCAN DLC 8B 0x00000008
- #define MCAN_DLC_12B 0x00000009
- #define MCAN_DLC_16B 0x0000000A
- #define MCAN DLC 20B 0x0000000B
- #define MCAN_DLC_24B 0x0000000C
- #define MCAN_DLC_32B 0x0000000D
- #define MCAN_DLC_48B 0x0000000E #define MCAN DLC 64B 0x0000000F
- #define **REG BITS MCAN DBTP TDC EN** 0x00800000
- #define REG BITS MCAN TEST RX DOM 0x00000000
- #define REG_BITS_MCAN_TEST_RX_REC 0x00000080
- #define REG_BITS_MCAN_TEST_TX_SP 0x00000020
- #define REG_BITS_MCAN_TEST_TX_DOM 0x00000040
- #define REG_BITS_MCAN_TEST_TX_REC 0x00000060
- #define REG_BITS_MCAN_TEST_LOOP_BACK 0x00000010
- #define REG_BITS_MCAN_CCCR_RESERVED_MASK 0xFFFF0C00
- #define REG_BITS_MCAN_CCCR_NISO_ISO 0x000000000
- #define REG BITS MCAN CCCR NISO BOSCH 0x00008000
- #define **REG_BITS_MCAN_CCCR_TXP** 0x00004000
- #define REG_BITS_MCAN_CCCR_EFBI 0x00002000
- #define REG BITS MCAN CCCR PXHD DIS 0x00001000
- #define **REG_BITS_MCAN_CCCR_BRSE** 0x00000200
- #define REG_BITS_MCAN_CCCR_FDOE 0x00000100
- #define REG_BITS_MCAN_CCCR_TEST 0x00000080
- #define REG_BITS_MCAN_CCCR_DAR_DIS 0x00000040 #define REG_BITS_MCAN_CCCR_MON 0x00000020
- #define REG BITS MCAN CCCR CSR 0x00000010
- #define REG_BITS_MCAN_CCCR_CSA 0x00000008
- #define REG_BITS_MCAN_CCCR_ASM 0x00000004
- #define **REG_BITS_MCAN_CCCR_CCE** 0x00000002
- #define REG_BITS_MCAN_CCCR_INIT 0x00000001
- #define **REG_BITS_MCAN_IE_ARAE** 0x20000000
- #define **REG_BITS_MCAN_IE_PEDE** 0x10000000
- #define REG_BITS_MCAN_IE_PEAE 0x08000000 #define **REG BITS MCAN IE WDIE** 0x04000000

ALPHI TECHNOLOGY CORP. Page 137

- #define REG_BITS_MCAN_IE_BOE 0x02000000
- #define **REG_BITS_MCAN_IE_EWE** 0x01000000
- #define **REG_BITS_MCAN_IE_EPE** 0x00800000
- #define **REG_BITS_MCAN_IE_ELOE** 0x00400000
- #define REG_BITS_MCAN_IE_BEUE 0x00200000
- #define **REG_BITS_MCAN_IE_BECE** 0x00100000
- #define **REG_BITS_MCAN_IE_DRXE** 0x00080000
- #define **REG_BITS_MCAN_IE_TOOE** 0x00040000
- #define REG_BITS_MCAN_IE_MRAFE 0x00020000
 #define REG_BITS_MCAN_IE_TSWE 0x00010000
- #define REG_BITS_MCAN_IE_TEFLE 0x00008000
- #define REG_BITS_MCAN_IE_TEFFE 0x00004000
- #define REG BITS MCAN IE TEFWE 0x00002000
- #define REG BITS MCAN IE TEFNE 0x00001000
- #define REG_BITS_MCAN_IE_TFEE 0x00000800
- #define REG_BITS_MCAN_IE_TCFE 0x00000400
- #define **REG_BITS_MCAN_IE_TCE** 0x00000200
- #define REG_BITS_MCAN_IE_HPME 0x00000100
- #define REG_BITS_MCAN_IE_RF1LE 0x00000080
- #define **REG_BITS_MCAN_IE_RF1FE** 0x00000040
- #define **REG_BITS_MCAN_IE_RF1WE** 0x00000020
- #define REG_BITS_MCAN_IE_RF1NE 0x00000010
- #define REG_BITS_MCAN_IE_RF0LE 0x00000008
- #define **REG_BITS_MCAN_IE_RF0FE** 0x000000004
- #define **REG_BITS_MCAN_IE_RF0WE** 0x000000002
- #define **REG BITS MCAN IE RF0NE** 0x00000001
- #define REG_BITS_MCAN_IR_ARA 0x20000000
- #define **REG_BITS_MCAN_IR_PED** 0x10000000
- #define REG_BITS_MCAN_IR_PEA 0x08000000
- #define REG_BITS_MCAN_IR_WDI 0x04000000
- #define REG_BITS_MCAN_IR_BO 0x02000000
 #define REG_BITS_MCAN_IR_EW 0x01000000
- #define REG_BITS_MCAN_IR_EP 0x00800000
- #define **REG_BITS_MCAN_IR_ELO** 0x00400000
- #define **REG_BITS_MCAN_IR_BEU** 0x00200000
- #define **REG_BITS_MCAN_IR_BEC** 0x00100000
- #define REG_BITS_MCAN_IR_DRX 0x00080000
- #define **REG_BITS_MCAN_IR_TOO** 0x00040000
- #define REG_BITS_MCAN_IR_MRAF 0x00020000
- #define **REG_BITS_MCAN_IR_TSW** 0x00010000
- #define REG_BITS_MCAN_IR_TEFL 0x00008000
- #define **REG_BITS_MCAN_IR_TEFF** 0x00004000
- #define REG_BITS_MCAN_IR_TEFW 0x00002000#define REG_BITS_MCAN_IR_TEFN 0x00001000
- #define **REG_BITS_MCAN_IR_TFE** 0x00000800
- #define REG_BITS_MCAN_IR_TCF 0x00000400
- #define **REG_BITS_MCAN_IR_TC** 0x00000200
- #define **REG_BITS_MCAN_IR_HPM** 0x00000100
- #define **REG BITS MCAN IR RF1L** 0x00000080
- #define **REG_BITS_MCAN_IR_RF1F** 0x00000040
- #define REG_BITS_MCAN_IR_RF1W 0x00000020
- #define REG_BITS_MCAN_IR_RF1N 0x00000010
- #define REG_BITS_MCAN_IR_RF0F 0x000000004#define REG_BITS_MCAN_IR_RF0W 0x000000002
- #define **REG_BITS_MCAN_IR_RF0N** 0x00000001
- #define **REG BITS MCAN IE ARAL** 0x20000000

- #define **REG_BITS_MCAN_IE_PEDL** 0x10000000
- #define **REG_BITS_MCAN_IE_PEAL** 0x08000000
- #define **REG_BITS_MCAN_IE_WDIL** 0x04000000
- #define REG_BITS_MCAN_IE_BOL 0x02000000
- #define **REG_BITS_MCAN_IE_EWL** 0x01000000
- #define **REG BITS MCAN IE EPL** 0x00800000
- #define REG_BITS_MCAN_IE_ELOL 0x00400000
- #define **REG_BITS_MCAN_IE_BEUL** 0x00200000
- #define **REG_BITS_MCAN_IE_BECL** 0x00100000
- #define **REG_BITS_MCAN_IE_DRXL** 0x00080000
- #define **REG_BITS_MCAN_IE_TOOL** 0x00040000
- #define REG_BITS_MCAN_IE_MRAFL 0x00020000
- #define **REG_BITS_MCAN_IE_TSWL** 0x00010000
- #define REG_BITS_MCAN_IE_TEFLL 0x00008000
- #define REG_BITS_MCAN_IE_TEFFL 0x00004000
- #define REG_BITS_MCAN_IE_TEFWL 0x00002000
- #define **REG_BITS_MCAN_IE_TEFNL** 0x00001000
- #define **REG_BITS_MCAN_IE_TFEL** 0x00000800
- #define **REG_BITS_MCAN_IE_TCFL** 0x00000400
- #define **REG_BITS_MCAN_IE_TCL** 0x00000200
- #define REG_BITS_MCAN_IE_HPML 0x00000100
- #define REG_BITS_MCAN_IE_RF1LL 0x00000080
- #define REG BITS MCAN IE RF1FL 0x00000040
- #define **REG_BITS_MCAN_IE_RF1WL** 0x00000020
- #define **REG_BITS_MCAN_IE_RF1NL** 0x00000010
- #define REG BITS MCAN IE RF0LL 0x00000008
- #define REG_BITS_MCAN_IE_RF0FL 0x00000004
- #define REG_BITS_MCAN_IE_RF0WL 0x00000002
- #define REG_BITS_MCAN_IE_RF0NL 0x00000001
- #define REG_BITS_MCAN_ILE_EINT1 0x000000002#define REG_BITS_MCAN_ILE_EINT0 0x00000001
- #define REG_BITS_MCAN_GFC_ANFS_FIFO0_0x00000000
- #define **REG_BITS_MCAN_GFC_ANFS_FIFO1** 0x00000010
- #define **REG_BITS_MCAN_GFC_ANFE_FIFO0** 0x000000000
- #define **REG_BITS_MCAN_GFC_ANFE_FIFO1** 0x000000004
- #define **REG_BITS_MCAN_GFC_RRFS** 0x00000002
- #define **REG_BITS_MCAN_GFC_RRFE** 0x00000001
- #define **REG_BITS_MCAN_RXF0C_F0OM_OVERWRITE** 0x80000000
- #define **REG_BITS_MCAN_RXESC_RBDS_8B** 0x00000000
- #define **REG BITS MCAN RXESC RBDS 12B** 0x00000100
- #define **REG_BITS_MCAN_RXESC_RBDS_16B** 0x00000200
- #define REG_BITS_MCAN_RXESC_RBDS_20B 0x00000300
- #define **REG BITS MCAN RXESC RBDS 24B** 0x00000400
- #define REG_BITS_MCAN_RXESC_RBDS_32B 0x00000500
- #define REG_BITS_MCAN_RXESC_RBDS_48B 0x00000600
- #define REG_BITS_MCAN_RXESC_RBDS_64B 0x00000700
- #define **REG_BITS_MCAN_RXESC_F1DS_8B** 0x00000000
- #define REG_BITS_MCAN_RXESC_F1DS_12B 0x00000010
- #define REG BITS MCAN RXESC F1DS 16B 0x00000020
- #define **REG_BITS_MCAN_RXESC_F1DS_20B** 0x00000030
- #define REG_BITS_MCAN_RXESC_F1DS_24B 0x00000040
- #define **REG_BITS_MCAN_RXESC_F1DS_32B** 0x00000050
- #define REG_BITS_MCAN_RXESC_F1DS_48B 0x00000060
 #define REG_BITS_MCAN_RXESC_F1DS_64B 0x00000070
- #define REG_BITS_MCAN_RXESC_F0DS_8B 0x000000000
- #define REG_BITS_MCAN_RXESC_F0DS_12B 0x00000001
- #define **REG_BITS_MCAN_RXESC_F0DS_16B** 0x000000002

- #define REG_BITS_MCAN_RXESC_F0DS_20B 0x00000003 #define REG_BITS_MCAN_RXESC_F0DS_24B 0x00000004
- #define REG_BITS_MCAN_RXESC_F0DS_32B 0x00000005
- #define REG_BITS_MCAN_RXESC_F0DS_48B 0x00000006
- #define REG_BITS_MCAN_RXESC_F0DS_64B 0x000000007
- #define REG BITS MCAN TXBC TFQM 0x40000000
- #define REG_BITS_MCAN_TXESC_TBDS_8 0x00000000
- #define **REG_BITS_MCAN_TXESC_TBDS_12** 0x00000001
- #define REG BITS MCAN TXESC TBDS 16 0x00000002
- #define REG_BITS_MCAN_TXESC_TBDS_20 0x00000003 #define REG_BITS_MCAN_TXESC_TBDS_24 0x00000004
- #define REG_BITS_MCAN_TXESC_TBDS_32 0x00000005
- #define REG_BITS_MCAN_TXESC_TBDS_48 0x00000006 #define REG BITS MCAN TXESC TBDS 64 0x00000007
- #define REG BITS MCAN TSCC PRESCALER MASK 0x000F0000
- #define REG_BITS_MCAN_TSCC_COUNTER_ALWAYS_0 0x00000000
- #define REG_BITS_MCAN_TSCC_COUNTER_USE_TCP 0x00000001
- #define REG_BITS_MCAN_TSCC_COUNTER_EXTERNAL 0x00000002
- #define **REG_BITS_MCAN_TXBAR_AR31** 0x80000000
- #define REG_BITS_MCAN_TXBAR_AR30 0x40000000
- #define REG_BITS_MCAN_TXBAR_AR29 0x20000000
- #define REG_BITS_MCAN_TXBAR_AR28 0x10000000
- #define REG BITS MCAN TXBAR AR27 0x08000000
- #define **REG_BITS_MCAN_TXBAR_AR26** 0x04000000
- #define REG_BITS_MCAN_TXBAR_AR25 0x02000000
- #define **REG BITS MCAN TXBAR AR24** 0x01000000
- #define REG_BITS_MCAN_TXBAR_AR23 0x00800000
- #define REG_BITS_MCAN_TXBAR_AR22 0x00400000
- #define REG_BITS_MCAN_TXBAR_AR21 0x00200000
- #define REG_BITS_MCAN_TXBAR_AR20 0x00100000
- #define **REG_BITS_MCAN_TXBAR_AR19** 0x00080000 #define **REG BITS MCAN TXBAR AR18** 0x00040000
- #define REG_BITS_MCAN_TXBAR_AR17 0x00020000
- #define REG_BITS_MCAN_TXBAR_AR16 0x00010000
- #define **REG_BITS_MCAN_TXBAR_AR15** 0x00008000
- #define REG_BITS_MCAN_TXBAR_AR14 0x00004000
- #define REG_BITS_MCAN_TXBAR_AR13 0x00002000 #define REG_BITS_MCAN_TXBAR_AR12 0x00001000
- #define REG_BITS_MCAN_TXBAR_AR11 0x00000800
- #define REG BITS MCAN TXBAR AR10 0x00000400
- #define **REG_BITS_MCAN_TXBAR_AR9** 0x00000200
- #define REG_BITS_MCAN_TXBAR_AR8 0x00000100
- #define REG BITS MCAN TXBAR AR7 0x00000080 #define **REG_BITS_MCAN_TXBAR_AR6** 0x00000040
- #define REG_BITS_MCAN_TXBAR_AR5 0x00000020
- #define REG_BITS_MCAN_TXBAR_AR4 0x00000010
- #define REG_BITS_MCAN_TXBAR_AR3 0x00000008
- #define REG_BITS_MCAN_TXBAR_AR2 0x00000004
- #define REG BITS MCAN TXBAR AR1 0x00000002
- #define REG_BITS_MCAN_TXBAR_AR0 0x00000001
- #define REG_BITS_MCAN_TXBCR_CR31 0x80000000
- #define **REG_BITS_MCAN_TXBCR_CR30** 0x40000000
- #define REG_BITS_MCAN_TXBCR_CR29 0x20000000
- #define REG_BITS_MCAN_TXBCR_CR28 0x10000000
- #define REG_BITS_MCAN_TXBCR_CR27 0x08000000 #define REG_BITS_MCAN_TXBCR_CR26 0x04000000
- #define **REG BITS MCAN TXBCR CR25** 0x02000000

#define REG_BITS_MCAN_TXBCR_CR24 0x01000000 #define REG_BITS_MCAN_TXBCR_CR23 0x00800000 #define REG_BITS_MCAN_TXBCR_CR22 0x00400000 #define REG_BITS_MCAN_TXBCR_CR21 0x00200000 #define REG_BITS_MCAN_TXBCR_CR20 0x00100000 #define **REG BITS MCAN TXBCR CR19** 0x00080000 #define REG_BITS_MCAN_TXBCR_CR18 0x00040000 #define **REG_BITS_MCAN_TXBCR_CR17** 0x00020000 #define **REG BITS MCAN TXBCR CR16** 0x00010000 #define REG_BITS_MCAN_TXBCR_CR15 0x00008000 #define REG_BITS_MCAN_TXBCR_CR14 0x00004000 #define REG_BITS_MCAN_TXBCR_CR13 0x00002000 #define REG BITS MCAN TXBCR CR12 0x00001000 #define REG BITS MCAN TXBCR CR11 0x00000800 #define REG BITS MCAN TXBCR CR10 0x00000400 #define REG_BITS_MCAN_TXBCR_CR9 0x00000200 #define REG_BITS_MCAN_TXBCR_CR8 0x00000100 #define **REG_BITS_MCAN_TXBCR_CR7** 0x00000080 #define **REG_BITS_MCAN_TXBCR_CR6** 0x00000040 #define REG_BITS_MCAN_TXBCR_CR5 0x00000020 #define REG_BITS_MCAN_TXBCR_CR4 0x00000010 #define REG_BITS_MCAN_TXBCR_CR3 0x00000008 #define REG BITS MCAN TXBCR CR2 0x00000004 #define REG_BITS_MCAN_TXBCR_CR1 0x00000002 #define REG_BITS_MCAN_TXBCR_CR0 0x00000001 #define **REG BITS MCAN TXBTIE TIE31** 0x80000000 #define **REG_BITS_MCAN_TXBTIE_TIE30** 0x40000000 #define REG_BITS_MCAN_TXBTIE_TIE29 0x20000000 #define REG_BITS_MCAN_TXBTIE_TIE28 0x10000000 #define REG BITS MCAN TXBTIE TIE27 0x08000000 #define REG_BITS_MCAN_TXBTIE_TIE26 0x04000000 #define REG BITS MCAN TXBTIE TIE25 0x02000000 #define REG_BITS_MCAN_TXBTIE_TIE24 0x01000000 #define REG_BITS_MCAN_TXBTIE_TIE23 0x00800000 #define **REG_BITS_MCAN_TXBTIE_TIE22** 0x00400000 #define **REG_BITS_MCAN_TXBTIE_TIE21** 0x00200000 #define **REG_BITS_MCAN_TXBTIE_TIE20** 0x00100000 #define REG_BITS_MCAN_TXBTIE_TIE19 0x00080000 #define REG_BITS_MCAN_TXBTIE_TIE18 0x00040000 #define REG BITS MCAN TXBTIE TIE17 0x00020000 #define **REG_BITS_MCAN_TXBTIE_TIE16** 0x00010000 #define **REG_BITS_MCAN_TXBTIE_TIE15** 0x00008000 #define **REG BITS MCAN TXBTIE TIE14** 0x00004000 #define REG_BITS_MCAN_TXBTIE_TIE13 0x00002000 #define REG_BITS_MCAN_TXBTIE_TIE12 0x00001000 #define **REG_BITS_MCAN_TXBTIE_TIE11** 0x00000800 #define REG_BITS_MCAN_TXBTIE_TIE10 0x00000400 #define REG_BITS_MCAN_TXBTIE_TIE9 0x00000200 #define REG BITS MCAN TXBTIE TIE8 0x00000100 #define REG_BITS_MCAN_TXBTIE_TIE7 0x00000080 #define REG_BITS_MCAN_TXBTIE_TIE6 0x00000040 #define **REG_BITS_MCAN_TXBTIE_TIE5** 0x00000020 #define **REG_BITS_MCAN_TXBTIE_TIE4** 0x00000010 #define REG_BITS_MCAN_TXBTIE_TIE3 0x00000008 #define REG_BITS_MCAN_TXBTIE_TIE2 0x00000004

#define **REG_BITS_MCAN_TXBTIE_TIE1** 0x000000002 #define **REG_BITS_MCAN_TXBTIE_TIE0** 0x000000001

- #define REG_BITS_MCAN_TXBCIE_CFIE31 0x80000000
 #define REG_BITS_MCAN_TXBCIE_CFIE30 0x40000000
 #define REG_BITS_MCAN_TXBCIE_CFIE29 0x20000000
 #define REG_BITS_MCAN_TXBCIE_CFIE28 0x10000000
 #define REG_BITS_MCAN_TXBCIE_CFIE27 0x08000000
 #define REG_BITS_MCAN_TXBCIE_CFIE26 0x04000000
- #define REG_BITS_MCAN_TXBCIE_CFIE25 0x02000000
 #define REG_BITS_MCAN_TXBCIE_CFIE25 0x02000000
- #define **REG_BITS_MCAN_TXBCIE_CFIE24** 0x01000000
- #define REG_BITS_MCAN_TXBCIE_CFIE23 0x00800000
- #define **REG_BITS_MCAN_TXBCIE_CFIE22** 0x00400000
- #define **REG_BITS_MCAN_TXBCIE_CFIE21** 0x00200000
- #define **REG_BITS_MCAN_TXBCIE_CFIE20** 0x00100000
- #define REG_BITS_MCAN_TXBCIE_CFIE18 0x00040000
- #define REG_BITS_MCAN_TXBCIE_CFIE17 0x00020000
- #define **REG_BITS_MCAN_TXBCIE_CFIE16** 0x00010000
- #define REG_BITS_MCAN_TXBCIE_CFIE15 0x00008000
 #define REG_BITS_MCAN_TXBCIE_CFIE14 0x00004000
- * #define DEC DITS_MCAN_TYDCIE_CFIE12_0::000004000
- #define REG_BITS_MCAN_TXBCIE_CFIE13 0x00002000
 #define REG_BITS_MCAN_TXBCIE_CFIE12 0x00001000
- #define REG_BITS_MCAN_TABCIE_CFIE12 0x00001000
 #define REG_BITS_MCAN_TXBCIE_CFIE11 0x00000800
- #define REG_BITS_MCAN_TXBCIE_CFIE10 0x00000400
- #define **REG BITS MCAN TXBCIE CFIE9** 0x00000200
- #define REG_BITS_MCAN_TXBCIE_CFIE8 0x00000100
- #define REG_BITS_MCAN_TXBCIE_CFIE7 0x00000080
- #define REG BITS MCAN TXBCIE CFIE6 0x00000040
- #define REG_BITS_MCAN_TXBCIE_CFIE5 0x00000020
- #define **REG_BITS_MCAN_TXBCIE_CFIE4** 0x00000010
- #define REG_BITS_MCAN_TXBCIE_CFIE3 0x00000008
- #define **REG BITS MCAN TXBCIE CFIE2** 0x00000004
- #define **REG_BITS_MCAN_TXBCIE_CFIE1** 0x00000002
- #define **REG BITS MCAN TXBCIE CFIE0** 0x00000001
- #define **REG_BITS_DEVICE_MODE_WAKE_PIN_MASK** 0xC0000000
- #define **REG_BITS_DEVICE_MODE_WAKE_PIN_DIS** 0x000000000
- #define **REG_BITS_DEVICE_MODE_WAKE_PIN_RISING** 0x40000000
- #define **REG_BITS_DEVICE_MODE_WAKE_PIN_FALLING** 0x80000000
- #define **REG_BITS_DEVICE_MODE_WAKE_PIN_BOTHEDGES** 0xC0000000
- #define **REG_BITS_DEVICE_MODE_WD_TIMER_MASK** 0x30000000
- #define **REG_BITS_DEVICE_MODE_WD_TIMER_60MS** 0x00000000
- #define **REG_BITS_DEVICE_MODE_WD_TIMER_600MS** 0x10000000
- #define **REG BITS DEVICE MODE WD TIMER 3S** 0x20000000
- #define **REG_BITS_DEVICE_MODE_WD_TIMER_6S** 0x30000000
- #define **REG_BITS_DEVICE_MODE_WD_CLK_MASK** 0x08000000
- #define REG_BITS_DEVICE_MODE_WD_CLK_20MHZ 0x00000000
- #define **REG_BITS_DEVICE_MODE_WD_CLK_40MHZ** 0x08000000
- #define **REG_BITS_DEVICE_MODE_GPO2_MASK** 0x00C00000
- #define **REG_BITS_DEVICE_MODE_GPO2_CAN_FAULT** 0x000000000
- #define **REG_BITS_DEVICE_MODE_GPO2_MCAN_INT0** 0x00400000
- #define **REG BITS DEVICE MODE GPO2 WDT** 0x00800000
- #define **REG_BITS_DEVICE_MODE_GPO2_NINT** 0x00C00000
- #define **REG_BITS_DEVICE_MODE_TESTMODE_ENMASK** 0x00200000
- #define **REG_BITS_DEVICE_MODE_TESTMODE_EN** 0x00200000
- #define **REG_BITS_DEVICE_MODE_TESTMODE_DIS** 0x000000000
- #define **REG_BITS_DEVICE_MODE_NWKRQ_VOLT_MASK** 0x00080000
- #define **REG_BITS_DEVICE_MODE_NWKRQ_VOLT_INTERNAL** 0x00000000
- #define REG_BITS_DEVICE_MODE_NWKRQ_VOLT_VIO 0x00080000
- #define **REG_BITS_DEVICE_MODE_WDT_RESET_BIT** 0x00040000

- #define **REG_BITS_DEVICE_MODE_WDT_ACTION_MASK** 0x00020000
- #define **REG_BITS_DEVICE_MODE_WDT_ACTION_INT** 0x00000000
- #define **REG_BITS_DEVICE_MODE_WDT_ACTION_INH_PULSE** 0x00010000
- #define REG_BITS_DEVICE_MODE_WDT_ACTION_WDT_PULSE 0x00020000
- #define **REG_BITS_DEVICE_MODE_GPO1_MODE_MASK** 0x0000C000
- #define **REG BITS DEVICE MODE GPO1 MODE GPO** 0x00000000
- #define REG BITS DEVICE MODE GPO1 MODE CLKOUT 0x00004000
- #define REG_BITS_DEVICE_MODE_GPO1_MODE_GPI 0x00008000
- #define **REG BITS DEVICE MODE FAIL SAFE MASK** 0x00002000
- #define **REG BITS DEVICE MODE FAIL SAFE EN** 0x00002000
- #define **REG_BITS_DEVICE_MODE_FAIL_SAFE_DIS** 0x00000000
- #define **REG_BITS_DEVICE_MODE_CLKOUT_MASK** 0x00001000
- #define **REG_BITS_DEVICE_MODE_CLKOUT_DIV1** 0x000000000
- #define **REG BITS DEVICE MODE CLKOUT DIV2** 0x00001000
- #define **REG_BITS_DEVICE_MODE_GPO1_FUNC_MASK** 0x00000C00
- #define **REG_BITS_DEVICE_MODE_GPO1_FUNC_SPI_INT** 0x00000000
- #define **REG_BITS_DEVICE_MODE_GPO1_FUNC_MCAN_INT1** 0x00000400
- #define REG_BITS_DEVICE_MODE_GPO1_FUNC_UVLO_THERM 0x00000800
- #define **REG_BITS_DEVICE_MODE_INH_MASK** 0x00000200
- #define **REG_BITS_DEVICE_MODE_INH_DIS** 0x00000200
- #define **REG BITS DEVICE MODE INH EN** 0x00000000
- #define REG_BITS_DEVICE_MODE_NWKRQ_CONFIG_MASK 0x00000100
- #define REG BITS DEVICE MODE NWKRQ CONFIG INH 0x000000000
- #define REG BITS DEVICE MODE NWKRQ CONFIG WKRQ 0x00000100
- #define REG_BITS_DEVICE_MODE_DEVICEMODE_MASK 0x0000000C0
- #define REG_BITS_DEVICE_MODE_DEVICEMODE_SLEEP 0x000000000
- #define REG_BITS_DEVICE_MODE_DEVICEMODE_STANDBY 0x00000040
- #define REG_BITS_DEVICE_MODE_DEVICEMODE_NORMAL 0x00000080
- #define **REG_BITS_DEVICE_MODE_WDT_MASK** 0x00000008
- #define **REG BITS DEVICE MODE WDT EN** 0x00000008
- #define **REG_BITS_DEVICE_MODE_WDT_DIS** 0x00000000
- #define REG BITS DEVICE MODE DEVICE RESET 0x00000004
- #define **REG BITS DEVICE MODE SWE MASK** 0x00000002
- #define **REG_BITS_DEVICE_MODE_SWE_DIS** 0x000000002
- #define **REG_BITS_DEVICE_MODE_SWE_EN** 0x00000000
- #define **REG_BITS_DEVICE_MODE_TESTMODE_MASK** 0x00000001
- #define **REG_BITS_DEVICE_MODE_TESTMODE_PHY** 0x00000000
- #define **REG_BITS_DEVICE_MODE_TESTMODE_CONTROLLER** 0x00000001
- #define **REG_BITS_DEVICE_IR_CANBUSNOM** 0x80000000
- #define **REG_BITS_DEVICE_IR_CANBUSTERMOPEN** 0x40000000
- #define **REG BITS DEVICE IR CANHCANL** 0x20000000
- #define **REG_BITS_DEVICE_IR_CANHBAT** 0x10000000
- #define **REG_BITS_DEVICE_IR_CANLGND** 0x08000000
- #define REG_BITS_DEVICE_IR_CANBUSOPEN 0x04000000
- #define **REG_BITS_DEVICE_IR_CANBUSGND** 0x02000000
- #define **REG_BITS_DEVICE_IR_CANBUSBAT** 0x01000000
- #define REG_BITS_DEVICE_IR_UVSUP 0x00400000
- #define REG_BITS_DEVICE_IR_UVIO 0x00200000
- #define REG BITS DEVICE IR PWRON 0x00100000
- #define **REG_BITS_DEVICE_IR_TSD** 0x00080000
- #define **REG_BITS_DEVICE_IR_WDTO** 0x00040000
- #define **REG_BITS_DEVICE_IR_ECCERR** 0x00010000
- #define **REG_BITS_DEVICE_IR_CANINT** 0x00008000
- #define **REG_BITS_DEVICE_IR_LWU** 0x00004000
- #define REG_BITS_DEVICE_IR_WKERR 0x00002000
 #define REG_BITS_DEVICE_IR_FRAME_OVF 0x00001000
- #define **REG BITS DEVICE IR CANSLNT** 0x00000400

- #define **REG_BITS_DEVICE_IR_CANDOM** 0x00000100
- #define **REG_BITS_DEVICE_IR_GLOBALERR** 0x00000080
- #define **REG_BITS_DEVICE_IR_nWKRQ** 0x00000040
- #define REG_BITS_DEVICE_IR_CANERR 0x00000020
- #define REG_BITS_DEVICE_IR_CANBUSFAULT 0x00000010
- #define **REG BITS DEVICE IR SPIERR** 0x00000008
- #define REG_BITS_DEVICE_IR_SWERR 0x00000004
- #define REG_BITS_DEVICE_IR_M_CAN_INT 0x00000002
- #define **REG BITS DEVICE IR VTWD** 0x00000001
- #define **REG_BITS_DEVICE_IE_CANBUSNOM** 0x80000000
- #define **REG_BITS_DEVICE_IE_CANBUSTERMOPEN** 0x40000000
- #define REG_BITS_DEVICE_IE_CANHCANL 0x20000000
- #define **REG BITS DEVICE IE CANHBAT** 0x10000000
- #define REG BITS DEVICE IE CANLGND 0x08000000
- #define **REG BITS DEVICE IE CANBUSOPEN** 0x04000000
- #define REG BITS DEVICE IE CANBUSGND 0x02000000
- #define **REG_BITS_DEVICE_IE_CANBUSBAT** 0x01000000
- #define REG_BITS_DEVICE_IE_UVCCOUT 0x00800000
- #define **REG_BITS_DEVICE_IE_UVSUP** 0x00400000
- #define **REG_BITS_DEVICE_IE_UVIO** 0x00200000
- #define REG_BITS_DEVICE_IE_PWRON 0x00100000
- #define REG_BITS_DEVICE_IE_TSD 0x00080000
- #define REG BITS DEVICE IE WDTO 0x00040000
- #define REG BITS DEVICE IE ECCERR 0x00010000
- #define **REG_BITS_DEVICE_IE_CANINT** 0x00008000
- #define **REG BITS DEVICE IE LWU** 0x00004000
- #define **REG_BITS_DEVICE_IE_WKERR** 0x00002000
- #define **REG_BITS_DEVICE_IE_FRAME_OVF** 0x00001000
- #define REG_BITS_DEVICE_IE_CANSLNT 0x00000400
- #define REG BITS DEVICE IE CANDOM 0x00000100
- #define **REG_BITS_DEVICE_IE_MASK** 0xFF69D700

Detailed Description

This file contains the register definitions for the TCAN4x5x Family.

There are a few different define domains:

- REG MCAN x: MCAN register address defines
- MCAN_DLC_x: DLC values for the RX and TX FIFO element defines
- REG_SPI_x : SPI Controller register address defines
- REG_DEV_x : TCAN4x5x Device-specific register address defines
- REG BITS x: Register bit defines in a similar manner as above. EX: REG_BITS_MCAN_CCCR_INIT is the hex value corresponding to the REG_MCAN_CCCR register's INIT bit

Created on: Oct 1, 2017

Author

Texas Instruments

ALPHI TECHNOLOGY CORP. Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

Macro Definition Documentation

#define MCAN DLC 0B 0x00000000

#define MCAN_DLC_12B 0x00000009

#define MCAN_DLC_16B 0x0000000A

#define MCAN_DLC_1B 0x00000001

#define MCAN_DLC_20B 0x0000000B

#define MCAN_DLC_24B 0x0000000C

#define MCAN_DLC_2B 0x00000002

#define MCAN_DLC_32B 0x000000D

#define MCAN_DLC_3B 0x00000003

#define MCAN_DLC_48B 0x0000000E

#define MCAN_DLC_4B 0x00000004

#define MCAN_DLC_5B 0x00000005

#define MCAN_DLC_64B 0x0000000F

#define MCAN_DLC_6B 0x00000006

#define MCAN DLC 7B 0x00000007

#define MCAN_DLC_8B 0x00000008

#define MRAM_SIZE 2048

#define REG_BITS_DEVICE_IE_CANBUSBAT 0x01000000

#define REG_BITS_DEVICE_IE_CANBUSGND 0x02000000

#define REG_BITS_DEVICE_IE_CANBUSNOM 0x80000000

#define REG_BITS_DEVICE_IE_CANBUSOPEN 0x04000000

#define REG_BITS_DEVICE_IE_CANBUSTERMOPEN 0x40000000

#define REG_BITS_DEVICE_IE_CANDOM 0x00000100

#define REG_BITS_DEVICE_IE_CANHBAT 0x10000000

#define REG_BITS_DEVICE_IE_CANHCANL 0x20000000

ALPHI TECHNOLOGY CORP. Page 145 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

#define REG_BITS_DEVICE_IE_CANINT 0x00008000 #define REG BITS DEVICE IE CANLGND 0x08000000 #define REG_BITS_DEVICE_IE_CANSLNT 0x00000400 #define REG_BITS_DEVICE_IE_ECCERR 0x00010000 #define REG BITS DEVICE IE FRAME OVF 0x00001000 #define REG BITS DEVICE IE LWU 0x00004000 #define REG BITS DEVICE IE MASK 0xFF69D700 #define REG BITS DEVICE IE PWRON 0x00100000 #define REG_BITS_DEVICE_IE_TSD 0x00080000 #define REG_BITS_DEVICE_IE_UVCCOUT 0x00800000 #define REG_BITS_DEVICE_IE_UVIO 0x00200000 #define REG_BITS_DEVICE_IE_UVSUP 0x00400000 #define REG_BITS_DEVICE_IE_WDTO 0x00040000 #define REG BITS DEVICE IE WKERR 0x00002000 #define REG_BITS_DEVICE_IR_CANBUSBAT 0x01000000 #define REG_BITS_DEVICE_IR_CANBUSFAULT 0x00000010 #define REG BITS DEVICE IR CANBUSGND 0x02000000 #define REG_BITS_DEVICE_IR_CANBUSNOM 0x80000000 #define REG BITS DEVICE IR CANBUSOPEN 0x04000000 #define REG_BITS_DEVICE_IR_CANBUSTERMOPEN 0x40000000 #define REG_BITS_DEVICE_IR_CANDOM 0x00000100 #define REG_BITS_DEVICE_IR_CANERR 0x00000020 #define REG_BITS_DEVICE_IR_CANHBAT 0x10000000 #define REG BITS DEVICE IR CANHCANL 0x20000000 #define REG_BITS_DEVICE_IR_CANINT 0x00008000 #define REG BITS DEVICE IR CANLGND 0x08000000

ALPHI TECHNOLOGY CORP. Page 146 Part Number:

#define REG_BITS_DEVICE_IR_CANSLNT 0x00000400 #define REG BITS DEVICE IR ECCERR 0x00010000 #define REG_BITS_DEVICE_IR_FRAME_OVF 0x00001000 #define REG_BITS_DEVICE_IR_GLOBALERR 0x00000080 #define REG BITS DEVICE IR LWU 0x00004000 #define REG BITS DEVICE IR M CAN INT 0x00000002 #define REG BITS DEVICE IR nWKRQ 0x00000040 #define REG BITS DEVICE IR PWRON 0x00100000 #define REG_BITS_DEVICE_IR_SPIERR 0x00000008 #define REG_BITS_DEVICE_IR_SWERR 0x00000004 #define REG_BITS_DEVICE_IR_TSD 0x00080000 #define REG_BITS_DEVICE_IR_UVIO 0x00200000 #define REG_BITS_DEVICE_IR_UVSUP 0x00400000 #define REG BITS DEVICE IR VTWD 0x00000001 #define REG_BITS_DEVICE_IR_WDTO 0x00040000 #define REG_BITS_DEVICE_IR_WKERR 0x00002000 #define REG BITS DEVICE MODE CLKOUT DIV1 0x00000000 #define REG_BITS_DEVICE_MODE_CLKOUT_DIV2 0x00001000 #define REG BITS DEVICE MODE CLKOUT MASK 0x00001000 #define REG_BITS_DEVICE_MODE_DEVICE_RESET 0x00000004 #define REG BITS DEVICE MODE DEVICEMODE MASK 0x000000C0 #define REG BITS DEVICE MODE DEVICEMODE NORMAL 0x00000080 #define REG_BITS_DEVICE_MODE_DEVICEMODE_SLEEP 0x00000000 #define REG BITS DEVICE MODE DEVICEMODE STANDBY 0x00000040 #define REG_BITS_DEVICE_MODE_FAIL_SAFE_DIS 0x00000000 #define REG BITS DEVICE MODE FAIL SAFE EN 0x00002000

ALPHI TECHNOLOGY CORP. Page 147 Part Number:

#define REG_BITS_DEVICE_MODE_FAIL_SAFE_MASK 0x00002000 #define REG BITS DEVICE MODE GPO1 FUNC MASK 0x00000C00 #define REG_BITS_DEVICE_MODE_GPO1_FUNC_MCAN_INT1 0x00000400 #define REG_BITS_DEVICE_MODE_GPO1_FUNC_SPI_INT 0x00000000 #define REG BITS DEVICE MODE GPO1 FUNC UVLO THERM 0x00000800 #define REG BITS DEVICE MODE GPO1 MODE CLKOUT 0x00004000 #define REG BITS DEVICE MODE GPO1 MODE GPI 0x00008000 #define REG BITS DEVICE MODE GPO1 MODE GPO 0x00000000 #define REG_BITS_DEVICE_MODE_GPO1_MODE_MASK 0x0000C000 #define REG_BITS_DEVICE_MODE_GPO2_CAN_FAULT 0x00000000 #define REG BITS DEVICE MODE GPO2 MASK 0x00C00000 #define REG BITS DEVICE MODE GPO2 MCAN INTO 0x00400000 #define REG_BITS_DEVICE_MODE_GPO2_NINT 0x00C00000 #define REG BITS DEVICE MODE GPO2 WDT 0x00800000 #define REG BITS DEVICE MODE INH DIS 0x00000200 #define REG_BITS_DEVICE_MODE_INH_EN 0x00000000 #define REG BITS DEVICE MODE INH MASK 0x00000200 #define REG_BITS_DEVICE_MODE_NWKRQ_CONFIG_INH 0x00000000 #define REG BITS DEVICE MODE NWKRQ CONFIG MASK 0x00000100 #define REG_BITS_DEVICE_MODE_NWKRQ_CONFIG_WKRQ 0x00000100 #define REG BITS DEVICE MODE NWKRQ VOLT INTERNAL 0x00000000 #define REG_BITS_DEVICE_MODE_NWKRQ_VOLT_MASK 0x00080000 #define REG_BITS_DEVICE_MODE_NWKRQ_VOLT_VIO 0x00080000 #define REG BITS DEVICE MODE SWE DIS 0x00000002 #define REG BITS DEVICE MODE SWE EN 0x00000000 #define REG BITS DEVICE MODE SWE MASK 0x00000002

ALPHI TECHNOLOGY CORP. Page 148 Part Number:

#define REG_BITS_DEVICE_MODE_TESTMODE_CONTROLLER 0x00000001 #define REG BITS DEVICE MODE TESTMODE DIS 0x00000000 #define REG_BITS_DEVICE_MODE_TESTMODE_EN 0x00200000 #define REG_BITS_DEVICE_MODE_TESTMODE_ENMASK 0x00200000 #define REG BITS DEVICE MODE TESTMODE MASK 0x00000001 #define REG BITS DEVICE MODE TESTMODE PHY 0x00000000 #define REG BITS DEVICE MODE WAKE PIN BOTHEDGES 0xC0000000 #define REG BITS DEVICE MODE WAKE PIN DIS 0x00000000 #define REG_BITS_DEVICE_MODE_WAKE_PIN_FALLING 0x80000000 #define REG_BITS_DEVICE_MODE_WAKE_PIN_MASK 0xC0000000 #define REG BITS DEVICE MODE WAKE PIN RISING 0x40000000 #define REG BITS DEVICE MODE WD CLK 20MHZ 0x00000000 #define REG_BITS_DEVICE_MODE_WD_CLK_40MHZ 0x08000000 #define REG BITS DEVICE MODE WD CLK MASK 0x08000000 #define REG BITS DEVICE MODE WD TIMER 3S 0x20000000 #define REG_BITS_DEVICE_MODE_WD_TIMER_600MS 0x10000000 #define REG BITS DEVICE MODE WD TIMER 60MS 0x00000000 #define REG_BITS_DEVICE_MODE_WD_TIMER_6S 0x30000000 #define REG BITS DEVICE MODE WD TIMER MASK 0x30000000 #define REG_BITS_DEVICE_MODE_WDT_ACTION_INH_PULSE 0x00010000 #define REG BITS DEVICE MODE WDT ACTION INT 0x00000000 #define REG BITS DEVICE MODE WDT ACTION MASK 0x00020000 #define REG_BITS_DEVICE_MODE_WDT_ACTION_WDT_PULSE 0x00020000 #define REG BITS DEVICE MODE WDT DIS 0x00000000 #define REG_BITS_DEVICE_MODE_WDT_EN 0x00000008 #define REG BITS DEVICE MODE WDT MASK 0x00000008

ALPHI TECHNOLOGY CORP. Page 149 Part Number:

#define REG_BITS_DEVICE_MODE_WDT_RESET_BIT 0x00040000 #define REG BITS MCAN CCCR ASM 0x00000004 #define REG_BITS_MCAN_CCCR_BRSE 0x00000200 #define REG_BITS_MCAN_CCCR_CCE 0x00000002 #define REG BITS MCAN CCCR CSA 0x00000008 #define REG_BITS_MCAN_CCCR_CSR 0x00000010 #define REG_BITS_MCAN_CCCR_DAR_DIS 0x00000040 #define REG BITS MCAN CCCR EFBI 0x00002000 #define REG_BITS_MCAN_CCCR_FDOE 0x00000100 #define REG_BITS_MCAN_CCCR_INIT 0x00000001 #define REG_BITS_MCAN_CCCR_MON 0x00000020 #define REG_BITS_MCAN_CCCR_NISO_BOSCH 0x00008000 #define REG_BITS_MCAN_CCCR_NISO_ISO 0x00000000 #define REG BITS MCAN CCCR PXHD DIS 0x00001000 #define REG BITS MCAN CCCR RESERVED MASK 0xFFFF0C00 #define REG_BITS_MCAN_CCCR_TEST 0x00000080 #define REG BITS MCAN CCCR TXP 0x00004000 #define REG_BITS_MCAN_DBTP_TDC_EN 0x00800000 #define REG BITS MCAN GFC ANFE FIFO0 0x00000000 #define REG_BITS_MCAN_GFC_ANFE_FIFO1 0x00000004 #define REG_BITS_MCAN_GFC_ANFS_FIFO0 0x00000000 #define REG_BITS_MCAN_GFC_ANFS_FIFO1 0x00000010 #define REG_BITS_MCAN_GFC_RRFE 0x00000001 #define REG BITS MCAN GFC RRFS 0x00000002 #define REG_BITS_MCAN_IE_ARAE 0x20000000 #define REG BITS MCAN IE ARAL 0x20000000

ALPHI TECHNOLOGY CORP. Page 150 REV 1.0
Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

#define REG_BITS_MCAN_IE_BECE 0x00100000 #define REG BITS MCAN IE BECL 0x00100000 #define REG_BITS_MCAN_IE_BEUE 0x00200000 #define REG_BITS_MCAN_IE_BEUL 0x00200000 #define REG BITS MCAN IE BOE 0x02000000 #define REG_BITS_MCAN_IE_BOL 0x02000000 #define REG_BITS_MCAN_IE_DRXE 0x00080000 #define REG BITS MCAN IE DRXL 0x00080000 #define REG_BITS_MCAN_IE_ELOE 0x00400000 #define REG_BITS_MCAN_IE_ELOL 0x00400000 #define REG_BITS_MCAN_IE_EPE 0x00800000 #define REG_BITS_MCAN_IE_EPL 0x00800000 #define REG_BITS_MCAN_IE_EWE 0x01000000 #define REG BITS MCAN IE EWL 0x01000000 #define REG_BITS_MCAN_IE_HPME 0x00000100 #define REG_BITS_MCAN_IE_HPML 0x00000100 #define REG BITS MCAN IE MRAFE 0x00020000 #define REG_BITS_MCAN_IE_MRAFL 0x00020000 #define REG BITS MCAN IE PEAE 0x08000000 #define REG_BITS_MCAN_IE_PEAL 0x08000000 #define REG_BITS_MCAN_IE_PEDE 0x10000000 #define REG_BITS_MCAN_IE_PEDL 0x10000000 #define REG_BITS_MCAN_IE_RF0FE 0x00000004 #define REG BITS MCAN IE RF0FL 0x00000004 #define REG_BITS_MCAN_IE_RF0LE 0x00000008 #define REG BITS MCAN IE RF0LL 0x00000008

ALPHI TECHNOLOGY CORP. Page 151 Part Number:

#define REG_BITS_MCAN_IE_RF0NE 0x00000001 #define REG BITS MCAN IE RF0NL 0x00000001 #define REG_BITS_MCAN_IE_RF0WE 0x00000002 #define REG_BITS_MCAN_IE_RF0WL 0x00000002 #define REG BITS MCAN IE RF1FE 0x00000040 #define REG_BITS_MCAN_IE_RF1FL 0x00000040 #define REG_BITS_MCAN_IE_RF1LE 0x00000080 #define REG BITS MCAN IE RF1LL 0x00000080 #define REG_BITS_MCAN_IE_RF1NE 0x00000010 #define REG_BITS_MCAN_IE_RF1NL 0x00000010 #define REG_BITS_MCAN_IE_RF1WE 0x00000020 #define REG_BITS_MCAN_IE_RF1WL 0x00000020 #define REG_BITS_MCAN_IE_TCE 0x00000200 #define REG_BITS_MCAN_IE_TCFE 0x00000400 #define REG_BITS_MCAN_IE_TCFL 0x00000400 #define REG_BITS_MCAN_IE_TCL 0x00000200 #define REG_BITS_MCAN_IE_TEFFE 0x00004000 #define REG_BITS_MCAN_IE_TEFFL 0x00004000 #define REG BITS MCAN IE TEFLE 0x00008000 #define REG_BITS_MCAN_IE_TEFLL 0x00008000 #define REG_BITS_MCAN_IE_TEFNE 0x00001000 #define REG_BITS_MCAN_IE_TEFNL 0x00001000 #define REG_BITS_MCAN_IE_TEFWE 0x00002000 #define REG_BITS_MCAN_IE_TEFWL 0x00002000 #define REG_BITS_MCAN_IE_TFEE 0x00000800 #define REG BITS MCAN IE TFEL 0x00000800

ALPHI TECHNOLOGY CORP. Page 152 REV 1.0
Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

#define REG_BITS_MCAN_IE_TOOE 0x00040000 #define REG BITS MCAN IE TOOL 0x00040000 #define REG_BITS_MCAN_IE_TSWE 0x00010000 #define REG_BITS_MCAN_IE_TSWL 0x00010000 #define REG BITS MCAN IE WDIE 0x04000000 #define REG_BITS_MCAN_IE_WDIL 0x04000000 #define REG_BITS_MCAN_ILE_EINTO 0x00000001 #define REG BITS MCAN ILE EINT1 0x00000002 #define REG_BITS_MCAN_IR_ARA 0x20000000 #define REG_BITS_MCAN_IR_BEC 0x00100000 #define REG_BITS_MCAN_IR_BEU 0x00200000 #define REG_BITS_MCAN_IR_BO 0x02000000 #define REG_BITS_MCAN_IR_DRX 0x00080000 #define REG BITS MCAN IR ELO 0x00400000 #define REG_BITS_MCAN_IR_EP 0x00800000 #define REG_BITS_MCAN_IR_EW 0x01000000 #define REG BITS MCAN IR HPM 0x00000100 #define REG_BITS_MCAN_IR_MRAF 0x00020000 #define REG BITS MCAN IR PEA 0x08000000 #define REG_BITS_MCAN_IR_PED 0x10000000 #define REG_BITS_MCAN_IR_RF0F 0x00000004 #define REG_BITS_MCAN_IR_RF0L 0x00000008 #define REG_BITS_MCAN_IR_RF0N 0x00000001 #define REG BITS MCAN IR RF0W 0x00000002 #define REG_BITS_MCAN_IR_RF1F 0x00000040 #define REG BITS MCAN IR RF1L 0x00000080

ALPHI TECHNOLOGY CORP. Page 153 Part Number:

#define REG_BITS_MCAN_IR_RF1N 0x00000010 #define REG BITS MCAN IR RF1W 0x00000020 #define REG_BITS_MCAN_IR_TC 0x00000200 #define REG_BITS_MCAN_IR_TCF 0x00000400 #define REG BITS MCAN IR TEFF 0x00004000 #define REG_BITS_MCAN_IR_TEFL 0x00008000 #define REG_BITS_MCAN_IR_TEFN 0x00001000 #define REG BITS MCAN IR TEFW 0x00002000 #define REG_BITS_MCAN_IR_TFE 0x00000800 #define REG_BITS_MCAN_IR_TOO 0x00040000 #define REG_BITS_MCAN_IR_TSW 0x00010000 #define REG_BITS_MCAN_IR_WDI 0x04000000 #define REG_BITS_MCAN_RXESC_F0DS_12B 0x00000001 #define REG BITS MCAN RXESC F0DS 16B 0x00000002 #define REG_BITS_MCAN_RXESC_F0DS_20B 0x00000003 #define REG_BITS_MCAN_RXESC_F0DS_24B 0x00000004 #define REG BITS MCAN RXESC F0DS 32B 0x00000005 #define REG_BITS_MCAN_RXESC_F0DS_48B 0x00000006 #define REG BITS MCAN RXESC F0DS 64B 0x00000007 #define REG_BITS_MCAN_RXESC_F0DS_8B 0x00000000 #define REG_BITS_MCAN_RXESC_F1DS_12B 0x00000010 #define REG_BITS_MCAN_RXESC_F1DS_16B 0x00000020 #define REG_BITS_MCAN_RXESC_F1DS_20B 0x00000030 #define REG BITS MCAN RXESC F1DS 24B 0x00000040 #define REG_BITS_MCAN_RXESC_F1DS_32B 0x00000050 #define REG BITS MCAN RXESC F1DS 48B 0x00000060

ALPHI TECHNOLOGY CORP. Page 154 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

#define REG_BITS_MCAN_RXESC_F1DS_64B 0x00000070 #define REG BITS MCAN RXESC F1DS 8B 0x00000000 #define REG_BITS_MCAN_RXESC_RBDS_12B 0x00000100 #define REG_BITS_MCAN_RXESC_RBDS_16B 0x00000200 #define REG BITS MCAN RXESC RBDS 20B 0x00000300 #define REG_BITS_MCAN_RXESC_RBDS_24B 0x00000400 #define REG_BITS_MCAN_RXESC_RBDS_32B 0x00000500 #define REG BITS MCAN RXESC RBDS 48B 0x00000600 #define REG_BITS_MCAN_RXESC_RBDS_64B 0x00000700 #define REG_BITS_MCAN_RXESC_RBDS_8B 0x00000000 #define REG_BITS_MCAN_RXF0C_F0OM_OVERWRITE 0x80000000 #define REG_BITS_MCAN_TEST_LOOP_BACK 0x00000010 #define REG_BITS_MCAN_TEST_RX_DOM 0x00000000 #define REG BITS MCAN TEST RX REC 0x00000080 #define REG_BITS_MCAN_TEST_TX_DOM 0x00000040 #define REG_BITS_MCAN_TEST_TX_REC 0x00000060 #define REG BITS MCAN TEST TX SP 0x00000020 #define REG_BITS_MCAN_TSCC_COUNTER_ALWAYS_0 0x00000000 #define REG BITS MCAN TSCC COUNTER EXTERNAL 0x00000002 #define REG_BITS_MCAN_TSCC_COUNTER_USE_TCP 0x00000001 #define REG_BITS_MCAN_TSCC_PRESCALER_MASK 0x000F0000 #define REG_BITS_MCAN_TXBAR_AR0 0x00000001 #define REG_BITS_MCAN_TXBAR_AR1 0x00000002 #define REG BITS MCAN TXBAR AR10 0x00000400 #define REG_BITS_MCAN_TXBAR_AR11 0x00000800 #define REG BITS MCAN TXBAR AR12 0x00001000

ALPHI TECHNOLOGY CORP. Page 155 #define REG_BITS_MCAN_TXBAR_AR13 0x00002000 #define REG BITS MCAN TXBAR AR14 0x00004000 #define REG_BITS_MCAN_TXBAR_AR15 0x00008000 #define REG_BITS_MCAN_TXBAR_AR16 0x00010000 #define REG BITS MCAN TXBAR AR17 0x00020000 #define REG_BITS_MCAN_TXBAR_AR18 0x00040000 #define REG_BITS_MCAN_TXBAR_AR19 0x00080000 #define REG BITS MCAN TXBAR AR2 0x00000004 #define REG_BITS_MCAN_TXBAR_AR20 0x00100000 #define REG_BITS_MCAN_TXBAR_AR21 0x00200000 #define REG_BITS_MCAN_TXBAR_AR22 0x00400000 #define REG_BITS_MCAN_TXBAR_AR23 0x00800000 #define REG_BITS_MCAN_TXBAR_AR24 0x01000000 #define REG BITS MCAN TXBAR AR25 0x02000000 #define REG_BITS_MCAN_TXBAR_AR26 0x04000000 #define REG_BITS_MCAN_TXBAR_AR27 0x08000000 #define REG BITS MCAN TXBAR AR28 0x10000000 #define REG_BITS_MCAN_TXBAR_AR29 0x20000000 #define REG BITS MCAN TXBAR AR3 0x00000008 #define REG_BITS_MCAN_TXBAR_AR30 0x40000000 #define REG_BITS_MCAN_TXBAR_AR31 0x80000000 #define REG_BITS_MCAN_TXBAR_AR4 0x00000010 #define REG_BITS_MCAN_TXBAR_AR5 0x00000020 #define REG BITS MCAN TXBAR AR6 0x00000040 #define REG_BITS_MCAN_TXBAR_AR7 0x00000080 #define REG BITS MCAN TXBAR AR8 0x00000100

ALPHI TECHNOLOGY CORP. Page 156 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

#define REG_BITS_MCAN_TXBAR_AR9 0x00000200 #define REG BITS MCAN TXBC TFQM 0x40000000 #define REG_BITS_MCAN_TXBCIE_CFIE0 0x00000001 #define REG_BITS_MCAN_TXBCIE_CFIE1 0x00000002 #define REG BITS MCAN TXBCIE CFIE10 0x00000400 #define REG_BITS_MCAN_TXBCIE_CFIE11 0x00000800 #define REG_BITS_MCAN_TXBCIE_CFIE12 0x00001000 #define REG BITS MCAN TXBCIE CFIE13 0x00002000 #define REG_BITS_MCAN_TXBCIE_CFIE14 0x00004000 #define REG_BITS_MCAN_TXBCIE_CFIE15 0x00008000 #define REG_BITS_MCAN_TXBCIE_CFIE16 0x00010000 #define REG_BITS_MCAN_TXBCIE_CFIE17 0x00020000 #define REG_BITS_MCAN_TXBCIE_CFIE18 0x00040000 #define REG BITS MCAN TXBCIE CFIE19 0x00080000 #define REG_BITS_MCAN_TXBCIE_CFIE2 0x00000004 #define REG_BITS_MCAN_TXBCIE_CFIE20 0x00100000 #define REG BITS MCAN TXBCIE CFIE21 0x00200000 #define REG_BITS_MCAN_TXBCIE_CFIE22 0x00400000 #define REG BITS MCAN TXBCIE CFIE23 0x00800000 #define REG_BITS_MCAN_TXBCIE_CFIE24 0x01000000 #define REG_BITS_MCAN_TXBCIE_CFIE25 0x02000000 #define REG_BITS_MCAN_TXBCIE_CFIE26 0x04000000 #define REG_BITS_MCAN_TXBCIE_CFIE27 0x08000000 #define REG BITS MCAN TXBCIE CFIE28 0x10000000 #define REG_BITS_MCAN_TXBCIE_CFIE29 0x20000000 #define REG BITS MCAN TXBCIE CFIE3 0x00000008

ALPHI TECHNOLOGY CORP. Page 157 REV 1.0
Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

#define REG_BITS_MCAN_TXBCIE_CFIE30 0x40000000 #define REG BITS MCAN TXBCIE CFIE31 0x80000000 #define REG_BITS_MCAN_TXBCIE_CFIE4 0x00000010 #define REG_BITS_MCAN_TXBCIE_CFIE5 0x00000020 #define REG BITS MCAN TXBCIE CFIE6 0x00000040 #define REG_BITS_MCAN_TXBCIE_CFIE7 0x00000080 #define REG_BITS_MCAN_TXBCIE_CFIE8 0x00000100 #define REG BITS MCAN TXBCIE CFIE9 0x00000200 #define REG_BITS_MCAN_TXBCR_CR0 0x00000001 #define REG_BITS_MCAN_TXBCR_CR1 0x00000002 #define REG_BITS_MCAN_TXBCR_CR10 0x00000400 #define REG_BITS_MCAN_TXBCR_CR11 0x00000800 #define REG_BITS_MCAN_TXBCR_CR12 0x00001000 #define REG BITS MCAN TXBCR CR13 0x00002000 #define REG_BITS_MCAN_TXBCR_CR14 0x00004000 #define REG_BITS_MCAN_TXBCR_CR15 0x00008000 #define REG BITS MCAN TXBCR CR16 0x00010000 #define REG_BITS_MCAN_TXBCR_CR17 0x00020000 #define REG BITS MCAN TXBCR CR18 0x00040000 #define REG_BITS_MCAN_TXBCR_CR19 0x00080000 #define REG_BITS_MCAN_TXBCR_CR2 0x00000004 #define REG_BITS_MCAN_TXBCR_CR20 0x00100000 #define REG_BITS_MCAN_TXBCR_CR21 0x00200000 #define REG BITS MCAN TXBCR CR22 0x00400000 #define REG_BITS_MCAN_TXBCR_CR23 0x00800000 #define REG BITS MCAN TXBCR CR24 0x01000000

ALPHI TECHNOLOGY CORP. Page 158 REV 1.0
Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

#define REG_BITS_MCAN_TXBCR_CR25 0x02000000 #define REG BITS MCAN TXBCR CR26 0x04000000 #define REG_BITS_MCAN_TXBCR_CR27 0x08000000 #define REG_BITS_MCAN_TXBCR_CR28 0x10000000 #define REG BITS MCAN TXBCR CR29 0x20000000 #define REG_BITS_MCAN_TXBCR_CR3 0x00000008 #define REG_BITS_MCAN_TXBCR_CR30 0x40000000 #define REG BITS MCAN TXBCR CR31 0x80000000 #define REG_BITS_MCAN_TXBCR_CR4 0x00000010 #define REG_BITS_MCAN_TXBCR_CR5 0x00000020 #define REG_BITS_MCAN_TXBCR_CR6 0x00000040 #define REG_BITS_MCAN_TXBCR_CR7 0x00000080 #define REG_BITS_MCAN_TXBCR_CR8 0x00000100 #define REG BITS MCAN TXBCR CR9 0x00000200 #define REG_BITS_MCAN_TXBTIE_TIE0 0x00000001 #define REG_BITS_MCAN_TXBTIE_TIE1 0x00000002 #define REG BITS MCAN TXBTIE TIE10 0x00000400 #define REG_BITS_MCAN_TXBTIE_TIE11 0x00000800 #define REG BITS MCAN TXBTIE TIE12 0x00001000 #define REG_BITS_MCAN_TXBTIE_TIE13 0x00002000 #define REG_BITS_MCAN_TXBTIE_TIE14 0x00004000 #define REG_BITS_MCAN_TXBTIE_TIE15 0x00008000 #define REG_BITS_MCAN_TXBTIE_TIE16 0x00010000 #define REG BITS MCAN TXBTIE TIE17 0x00020000 #define REG_BITS_MCAN_TXBTIE_TIE18 0x00040000 #define REG BITS MCAN TXBTIE TIE19 0x00080000

ALPHI TECHNOLOGY CORP. Page 159 REV 1.0
Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

#define REG_BITS_MCAN_TXBTIE_TIE2 0x00000004 #define REG BITS MCAN TXBTIE TIE20 0x00100000 #define REG_BITS_MCAN_TXBTIE_TIE21 0x00200000 #define REG_BITS_MCAN_TXBTIE_TIE22 0x00400000 #define REG BITS MCAN TXBTIE TIE23 0x00800000 #define REG_BITS_MCAN_TXBTIE_TIE24 0x01000000 #define REG_BITS_MCAN_TXBTIE_TIE25 0x02000000 #define REG BITS MCAN TXBTIE TIE26 0x04000000 #define REG_BITS_MCAN_TXBTIE_TIE27 0x08000000 #define REG_BITS_MCAN_TXBTIE_TIE28 0x10000000 #define REG_BITS_MCAN_TXBTIE_TIE29 0x20000000 #define REG_BITS_MCAN_TXBTIE_TIE3 0x00000008 #define REG_BITS_MCAN_TXBTIE_TIE30 0x40000000 #define REG BITS MCAN TXBTIE TIE31 0x80000000 #define REG_BITS_MCAN_TXBTIE_TIE4 0x00000010 #define REG_BITS_MCAN_TXBTIE_TIE5 0x00000020 #define REG BITS MCAN TXBTIE TIE6 0x00000040 #define REG_BITS_MCAN_TXBTIE_TIE7 0x00000080 #define REG BITS MCAN TXBTIE TIE8 0x00000100 #define REG_BITS_MCAN_TXBTIE_TIE9 0x00000200 #define REG_BITS_MCAN_TXESC_TBDS_12 0x00000001 #define REG_BITS_MCAN_TXESC_TBDS_16 0x00000002 #define REG_BITS_MCAN_TXESC_TBDS_20 0x00000003 #define REG BITS MCAN TXESC TBDS 24 0x00000004 #define REG_BITS_MCAN_TXESC_TBDS_32 0x00000005 #define REG BITS MCAN TXESC TBDS 48 0x00000006

ALPHI TECHNOLOGY CORP. Page 160 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

#define REG_BITS_MCAN_TXESC_TBDS_64 0x00000007

#define REG_BITS_MCAN_TXESC_TBDS_8 0x00000000

#define REG_DEV_CONFIG 0x0800

#define REG_DEV_IE 0x0830

#define REG_DEV_IR 0x0820

#define REG_DEV_MODES_AND_PINS 0x0800

#define REG_DEV_TEST_REGISTERS 0x0808

#define REG_DEV_TIMESTAMP_PRESCALER 0x0804

#define REG_MCAN 0x1000

#define REG_MCAN_CCCR 0x1018

#define REG_MCAN_CREL 0x1000

#define REG_MCAN_CUST 0x1008

#define REG_MCAN_DBTP 0x100C

#define REG_MCAN_ECR 0x1040

#define REG_MCAN_ENDN 0x1004

#define REG_MCAN_GFC 0x1080

#define REG MCAN HPMS 0x1094

#define REG_MCAN_IE 0x1054

#define REG_MCAN_ILE 0x105C

#define REG_MCAN_ILS 0x1058

#define REG_MCAN_IR 0x1050

#define REG_MCAN_NBTP 0x101C

#define REG_MCAN_NDAT1 0x1098

#define REG MCAN NDAT2 0x109C

#define REG_MCAN_PSR 0x1044

#define REG MCAN RWD 0x1014

ALPHI TECHNOLOGY CORP. Page 161 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

#define REG_MCAN_RXBC 0x10AC #define REG_MCAN_RXESC 0x10BC #define REG_MCAN_RXF0A 0x10A8 #define REG_MCAN_RXF0C 0x10A0 #define REG_MCAN_RXF0S 0x10A4 #define REG_MCAN_RXF1A 0x10B8 #define REG_MCAN_RXF1C 0x10B0 #define REG MCAN RXF1S 0x10B4 #define REG_MCAN_SIDFC 0x1084 #define REG_MCAN_TDCR 0x1048 #define REG_MCAN_TEST 0x1010 #define REG_MCAN_TOCC 0x1028 #define REG_MCAN_TOCV 0x102C #define REG_MCAN_TSCC 0x1020 #define REG_MCAN_TSCV 0x1024 #define REG_MCAN_TXBAR 0x10D0 #define REG_MCAN_TXBC 0x10C0 #define REG_MCAN_TXBCF 0x10DC #define REG MCAN TXBCIE 0x10E4 #define REG_MCAN_TXBCR 0x10D4

#define REG_MCAN_TXEFS 0x10F4

#define REG_MCAN_TXBRP 0x10CC

#define REG_MCAN_TXBTIE 0x10E0

#define REG_MCAN_TXBTO 0x10D8

#define REG_MCAN_TXEFA 0x10F8

#define REG_MCAN_TXEFC 0x10F0

ALPHI TECHNOLOGY CORP. Page 162 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

#define REG_MCAN_TXESC 0x10C8

#define REG_MCAN_TXFQS 0x10C4

#define REG_MCAN_XIDAM 0x1090

#define REG_MCAN_XIDFC 0x1088

#define REG_MRAM 0x8000

#define REG_SPI_CONFIG 0x0000

#define REG_SPI_DEVICE_ID0 0x0000

#define REG_SPI_DEVICE_ID1 0x0004

#define REG_SPI_ERROR_STATUS_MASK 0x0010

#define REG_SPI_REVISION 0x0008

#define REG_SPI_STATUS 0x000C

ALPHI TECHNOLOGY CORP. Page 163 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

C:/Alphi/PCleMiniSoftware/include/TCAN4x5x_SPI.h File Reference

This file is responsible for abstracting the lower-level microcontroller SPI read and write functions. #include "AlteraSpi.h"

Macros

- #define AHB_WRITE_OPCODE 0x61
- #define AHB_READ_OPCODE 0x41

Detailed Description

This file is responsible for abstracting the lower-level microcontroller SPI read and write functions.

Macro Definition Documentation

#define AHB_READ_OPCODE 0x41

#define AHB_WRITE_OPCODE 0x61

ALPHI TECHNOLOGY CORP. Page 164 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

dllmain.cpp File Reference

#include "Windows.h"

Functions

BOOL APIENTRY **DllMain** (HMODULE hModule, DWORD ul_reason_for_call, LPVOID lpReserved)

Function Documentation

BOOL APIENTRY DIIMain (HMODULE hModule, DWORD ul_reason_for_call, LPVOID IpReserved)

ALPHI TECHNOLOGY CORP. Page 165

PCIe_Mini_CAN_FD.cpp File Reference

Implementation of the PCIeMini_CAN_FD board class.
#include <stdio.h>
#include "PCIeMini_CAN_FD.h"

Detailed Description

Implementation of the **PCIeMini_CAN_FD** board class.

ALPHI TECHNOLOGY CORP. Page 166 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

TCAN4550.cpp File Reference

This file contains **TCAN4550** functions, and relies on the TCAN4x5x_SPI abstraction functions Additional Feature Sets of **TCAN4550** vs TCAN4x5x:

#include <stdint.h>
#include <stdio.h>
#include "TCAN4550.h"

Detailed Description

This file contains **TCAN4550** functions, and relies on the TCAN4x5x_SPI abstraction functions Additional Feature Sets of **TCAN4550** vs TCAN4x5x:

• Watchdog Timer Functions

ALPHI TECHNOLOGY CORP. Page 167 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

TCAN4x5x_SPI.cpp File Reference

This file is responsible for abstracting the lower-level microcontroller SPI read and write functions. #include <stdint.h>

```
#include "TCAN4550.h"
```

Macros

- #define **USE_AHB_CODE** 1
- #define WAIT_FOR_IDLE()

Detailed Description

This file is responsible for abstracting the lower-level microcontroller SPI read and write functions.

Macro Definition Documentation

#define USE_AHB_CODE 1

#define WAIT_FOR_IDLE()

```
Value:do \
   status = getStatus(); \
    if (status & ALTERA_AVALON_SPI_CONTROL_IE_MSK) resetStatus(); \
} while ((status & status TRDY mask) == 0);
```

Page 168 Copyright ALPHI Technology Corporation, 2020 Part Number: 928-25-001-0210

x64/Debug/PCleMini_CAN_FD_lib.vcxproj.FileListAbsolute.txt File Reference

ALPHI TECHNOLOGY CORP. Page 169 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

C:/Alphi/PCleMiniSoftware/PCleMini lib/AlphiBoard.cpp File Reference

Implementation of the base PCIe board class with Jungo driver and Altera PCIe hardware.

```
#include "wdc lib.h"
#include "wdc defs.h"
#include "utils.h"
#include "AlphiErrorCodes.h"
#include "AlphiBoard.h"
#include "status strings.h"
#include "wdc diag lib.h"
#include <iostream>
```

Macros

- #define QT_CORE_LIB
- #define MINIPCIE ARINC429 DEFAULT LICENSE STRING ((CHAR *)"872759db47d9ae7988a60332b89b6ea9c386010a7656b25cfdb4076053056c6f590d.WD1440 6 4_NL_Alphi_Technology_Corporation-DIS")
- #define MINIPCIE_ARINC429_DEFAULT_DRIVER_NAME WD_DEFAULT_DRIVER_NAME_B **ASE**

Detailed Description

Implementation of the base PCIe board class with Jungo driver and Altera PCIe hardware.

Macro Definition Documentation

#define

MINIPCIE_ARINC429_DEFAULT_DRIVER_NAME WD_DEFAULT_DRIVER_NAME_BAS

#define MINIPCIE_ARINC429_DEFAULT_LICENSE_STRING ((CHAR *)"872759db47d9ae7988a60332b89b6ea9c386010a7656b25cfdb4076053056c6f590d.WD 1440_64_NL_Alphi_Technology_Corporation-DIS")

#define QT_CORE_LIB

Page 170 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

C:/Alphi/PCleMiniSoftware/PCleMini_lib/AlphiBoard_dma.cpp File Reference

Implementation of the DMAs for the base PCIe board class with Jungo driver and Altera PCIe hardware.

```
#include "AlphiBoard.h"
#include "wdc defs.h"
#include "wdc lib.h"
#include "status strings.h"
#include "stdio.h"
#include "string.h"
#include "utils.h"
```

Variables

MINIPCIE_INT_HANDLER MyDmaIntHandler

Detailed Description

Implementation of the DMAs for the base PCIe board class with Jungo driver and Altera PCIe hardware.

Variable Documentation

MINIPCIE_INT_HANDLER MyDmaIntHandler

ALPHI TECHNOLOGY CORP. Page 171 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

C:/Alphi/PCleMiniSoftware/PCleMini_lib/AlphiBoard_irq.cpp File Reference

Implementation of the interrupts for the base PCIe board class with Jungo driver and Altera PCIe hardware.

```
#include "AlphiBoard.h"
#include "wdc defs.h"
#include "wdc lib.h"
#include "stdio.h"
#include "string.h"
#include "utils.h"
#include "status strings.h"
#include "wdc diag lib.h"
```

Macros

#define NUM TRANS CMDS 0

Functions

- static void MINIPCIE_ARINC429_IntHandler (PVOID pData)
- static BOOL doesItemExists (PWDC_DEVICE pDev, ITEM_TYPE item)

Detailed Description

Implementation of the interrupts for the base PCIe board class with Jungo driver and Altera PCIe hardware.

Macro Definition Documentation

#define NUM TRANS CMDS 0

Function Documentation

```
static BOOL doesItemExists (PWDC_DEVICE pDev, ITEM_TYPE item)[static]
```

Check whether a given device contains an item of the specified type

static void MINIPCIE_ARINC429_IntHandler (PVOID pData)[static]

Interrupt handler routine

Page 172 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

C:/Alphi/PCleMiniSoftware/PCleMini_lib/AlteraDma.cpp File Reference

Implementation of the DMA block controller.
#include "AlteraDma.h"

Detailed Description

Implementation of the DMA block controller.

ALPHI TECHNOLOGY CORP. Page 173 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

C:/Alphi/PCleMiniSoftware/PCleMini_lib/AlteraSpi.cpp File Reference

Implementation of the low-level access routines to the SPI.
#include "stdint.h"
#include "AlteraSpi.h"

Detailed Description

Implementation of the low-level access routines to the SPI.

ALPHI TECHNOLOGY CORP. Page 174 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

C:/Alphi/PCleMiniSoftware/PCleMini_lib/PcieCra.cpp File Reference

PCIe interface CRA class. #include "PcieCra.h"

Detailed Description

PCIe interface CRA class.

ALPHI TECHNOLOGY CORP. Page 175 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

C:/Alphi/PCleMiniSoftware/PCleMini_lib/PCleMini_error.cpp File Reference

Error code to string conversion. #include "stdio.h" #include <string.h> #include "AlphiErrorCodes.h" #include "windrvr.h"

Functions

- char * wdErrorToString (PCIeMini_status errCode)
- DLL char * getAlphiErrorMsg (PCIeMini_status errCode) Gives the string description of an error code.

Detailed Description

Error code to string conversion.

Function Documentation

DLL char* getAlphiErrorMsg (PCleMini_status errCode)

Gives the string description of an error code.

Parameters

errCode	Error code returned by a function
Return va	es
C-	of the error
string,d	cription

char * wdErrorToString (PCleMini_status errCode)

Page 176 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

C:/Alphi/PCleMiniSoftware/PCleMini_lib/TestProgram.cpp File Reference

Utility program class for the test programs. #include "TestProgram.h"

Detailed Description

Utility program class for the test programs.

ALPHI TECHNOLOGY CORP. Page 177 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

C:/Alphi/PCleMiniSoftware/PCleMini_lib/x64/Debug/CodeAnaly sisResultManifest.txt File Reference

ALPHI TECHNOLOGY CORP. Page 178 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

C:/Alphi/PCleMiniSoftware/PCleMini_lib/x64/Debug/PCleMini_lib.vcxproj.FileListAbsolute.txt File Reference

ALPHI TECHNOLOGY CORP. Page 179 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

C:/Alphi/PCleMiniSoftware/PCleMini_lib/x64/Release/PCleMini_lib.vcxproj.FileListAbsolute.txt File Reference

Page 180 ALPHI TECHNOLOGY CORP. Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

Index

~AlphiBoard	pDma, 15
AlphiBoard, 10	reset, 14
Address	setVerbose, 14
LinearAddress, 26	sysid, 15
AHB_READ_32	unhookInterruptServiceRoutine, 14
TcanInterface, 104	verbose, 15
AHB_READ_BURST_END	AlphiBoard.cpp
TcanInterface, 104	MINIPCIE_ARINC429_DEFAULT_DRIV
AHB_READ_BURST_READ	ER_NAME, 170
TcanInterface, 104	MINIPCIE_ARINC429_DEFAULT_LICE
AHB_READ_BURST_START	NSE_STRING, 170
TcanInterface, 104	QT_CORE_LIB, 170
AHB READ OPCODE	AlphiBoard.h
TCAN4x5x_SPI.h, 164	clock_gettime, 109
AHB_WRITE_32	CLOCK_REALTIME, 109
TcanInterface, 104	ErrLog, 109
AHB_WRITE_BURST_END	LinearAddress, 109
TcanInterface, 104	MINIPCIE_EVENT_HANDLER, 109
AHB_WRITE_BURST_START	MINIPCIE_INT_HANDLER, 109
TcanInterface, 104	nanosleep, 109
AHB_WRITE_BURST_WRITE	PMINIPCIE_DEV_CTX, 109
TcanInterface, 104	TraceLog, 109
	<u> </u>
AHB_WRITE_OPCODE	usleep, 109
TCAN4x5x_SPI.h, 164	AlphiBoard_dma.cpp
ALPHI_S_OK	MyDmaIntHandler, 171
AlphiDll.h, 111	AlphiBoard_irq.cpp
AlphiBoard, 8	doesItemExists, 172
~AlphiBoard, 10	MINIPCIE_ARINC429_IntHandler, 172
AlphiBoard, 10	NUM_TRANS_CMDS, 172
bar0, 14	AlphiDll.h
bar2, 14	ALPHI_S_OK, 111
bar3, 14	Dll, 111
Close, 10	FALSE, 111
cra, 15	HRESULT, 111
disableInterrupts, 10	LINUX, 111
DMAClose, 11	TRUE, 111
DMAOpen, 11	UNIX, 111
DMARoutine, 11	AlphiErrorCodes.h
DMATransfer, 11	ERRCODE_BOARD_NOT_PRESENT,
enableInterrupts, 11	114
getBar0Address, 11	ERRCODE_BUSY, 114
getBar2Address, 11	ERRCODE_FAILED_SELF_TEST, 114
getBar3Address, 12	ERRCODE_INPUT_MODE, 114
getFpgaID, 12	ERRCODE_INT_ALREADY_ENABLED,
getFpgaTimeStamp, 12	114
getIntResults, 12	ERRCODE_INT_NOT_ENABLED, 114
hookInterruptServiceRoutine, 12	ERRCODE_INTERNAL_ERROR, 114
hwDMAInterruptDisable, 13	ERRCODE INVALID ALIGNMENT, 114
hwDMAInterruptEnable, 13	ERRCODE_INVALID_BOARD_NUM,
hwDMAProgram, 13	114
hwDMAStart, 13	ERRCODE_INVALID_CHANNEL_NUM
hwDMAWaitForCompletion, 13	114
IsValidDevice, 13	ERRCODE_INVALID_COMMAND, 114
libStatus, 15	ERRCODE_INVALID_COMMAND, 114 ERRCODE_INVALID_DATALENGTH,
MsSleep, 13	114
Open, 13	ERRCODE_INVALID_DATARATE, 114
орен, 13	ERREODE_INVALID_DATAKATE, 114

ALPHI TECHNOLOGY CORP. Page 181 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

ERRCODE_INVALID_EMTINTSTS, 114	ALT_AVALON_DMA_NSLOTS_MSK
ERRCODE_INVALID_FINTSTS, 114	AlteraDma.h, 118
ERRCODE_INVALID_FREQUENCY, 114	ALT_AVALON_DMA_RX_STREAM
ERRCODE INVALID GROUP, 114	AlteraDma.h, 118
ERRCODE_INVALID_HANDLE, 114	ALT_AVALON_DMA_TX_STREAM
ERRCODE_INVALID_HFINTSTS, 114	AlteraDma.h, 118
ERRCODE_INVALID_INPUT_MODE,	ALT_AVALON_SPI_COMMAND_MERGE
114	AlteraSpi.h, 121
ERRCODE_INVALID_LABELNUMBER,	ALT_AVALON_SPI_COMMAND_TOGGLE
114	_SS_N
ERRCODE_INVALID_LOGIC_SEL, 114	AlteraSpi.h, 121
ERRCODE_INVALID_MASK_VALUE,	ALT_DMA_GET_MODE
114	AlteraDma.h, 118
ERRCODE_INVALID_MODE, 114	ALT_DMA_RX_STREAM_OFF
ERRCODE_INVALID_PARITY, 115	AlteraDma.h, 119
ERRCODE_INVALID_RECVNUMBER,	ALT_DMA_RX_STREAM_ON
115	AlteraDma.h, 119
ERRCODE_INVALID_RECVSTATUS,	ALT_DMA_SET_MODE_128
115	AlteraDma.h, 119
ERRCODE_INVALID_SDI, 115	ALT_DMA_SET_MODE_16
ERRCODE_INVALID_SELF_TEST_DAT	AlteraDma.h, 119
A, 115	ALT_DMA_SET_MODE_32
ERRCODE_INVALID_SELF_TEST_ENA	AlteraDma.h, 119
BLE_VAL, 115	ALT_DMA_SET_MODE_64
ERRCODE_INVALID_SSM, 115	AlteraDma.h, 119
ERRCODE_INVALID_STROBE_MODE,	ALT_DMA_SET_MODE_8
115	AlteraDma.h, 119
ERRCODE_INVALID_TIME_BOUNCE_	ALT_DMA_TX_STREAM_OFF
VAL, 115	AlteraDma.h, 120
ERRCODE_INVALID_TRANRECVSTS,	ALT_DMA_TX_STREAM_ON
115	AlteraDma.h, 120
ERRCODE_INVALID_TRANSNUMBER,	alt_rxchan_done
115	AlteraDma.h, 120
ERRCODE_INVALID_TRANSSTATUS,	alt_txchan_done
115	AlteraDma.h, 120
ERRCODE_INVALID_TRPAIR, 115	ALTERA_AVALON_DMA_CONTROL_BY
ERRCODE_INVALID_VALUE, 115	TE_MSK
ERRCODE_NO_ERROR, 115	AlteraDma.h, 120
ERRCODE OUTPUT MODE, 115	ALTERA_AVALON_DMA_CONTROL_DW
ERRCODE_RX_UNDERFLOW, 115	ORD_MSK
ERRCODE_SELF_TEST_DISABLE, 115	AlteraDma.h, 120
ERRCODE SUCCESS, 115	ALTERA_AVALON_DMA_CONTROL_GO
-	
ERRCODE_TIMEOUT, 115	_MSK
ERRCODE_TX_OVERFLOW, 115	AlteraDma.h, 120
getAlphiErrorMsg, 116	ALTERA_AVALON_DMA_CONTROL_HW
PCIeMini_status, 115	_MSK
ALT_AVALON_DMA_MODE_128	AlteraDma.h, 120
AlteraDma.h, 118	ALTERA_AVALON_DMA_CONTROL_I_E
ALT_AVALON_DMA_MODE_16	N_MSK
AlteraDma.h, 118	AlteraDma.h, 120
ALT AVALON DMA MODE 32	ALTERA_AVALON_DMA_CONTROL_LE
AlteraDma.h, 118	EN_MSK
ALT_AVALON_DMA_MODE_64	AlteraDma.h, 120
AlteraDma.h, 118	ALTERA_AVALON_DMA_CONTROL_QW
ALT_AVALON_DMA_MODE_8	ORD_MSK
AlteraDma.h, 118	AlteraDma.h, 120
ALT_AVALON_DMA_MODE_MSK	ALTERA_AVALON_DMA_CONTROL_RC
AlteraDma.h, 118	ON_MSK
ALT_AVALON_DMA_NSLOTS	AlteraDma.h, 120
AlteraDma.h, 118	

ALPHI TECHNOLOGY CORP. Page 182 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

ALTERA_AVALON_DMA_CONTROL_RE	ALTERA_AVALON_SPI_CONTROL_SSO_
EN_MSK	MSK
AlteraDma.h, 120	AlteraSpi.h, 122
ALTERA_AVALON_DMA_CONTROL_SO	ALTERA_AVALON_SPI_CONTROL_SSO_
FTWARERESET_MSK	OFST
AlteraDma.h, 120	AlteraSpi.h, 122
ALTERA_AVALON_DMA_CONTROL_WC	ALTERA_AVALON_SPI_STATUS_E_MSK
ON_MSK	AlteraSpi.h, 122
AlteraDma.h, 120	ALTERA_AVALON_SPI_STATUS_E_OFST
ALTERA_AVALON_DMA_CONTROL_WE	AlteraSpi.h, 122
EN_MSK	AlteraDma, 16
AlteraDma.h, 120	AlteraDma, 16
ALTERA_AVALON_DMA_CONTROL_WO	controlToString, 17
RD_MSK	getLength, 17
AlteraDma.h, 120	getStatus, 17
ALTERA_AVALON_DMA_STATUS_BUSY	ioctl, 17
_MSK	irq, 17
	•
AlteraDma.h, 120	launch_bidir, 17
ALTERA_AVALON_DMA_STATUS_DON	launch_rxonly, 17
E_MSK	launch_txonly, 17
AlteraDma.h, 120	prepare, 17
ALTERA_AVALON_DMA_STATUS_LEN_	print, 17
MSK	reset, 17
AlteraDma.h, 120	rx_ioctl, 17
ALTERA_AVALON_DMA_STATUS_REOP	send, 17
_MSK	space, 17
AlteraDma.h, 120	statusToString, 17
ALTERA_AVALON_DMA_STATUS_WEO	tx_ioctl, 17
	AlteraDma.h
P_MSK	
AlteraDma.h, 120	ALT_AVALON_DMA_MODE_128, 118
ALTERA_AVALON_SPI_CONTROL_IE_M	ALT_AVALON_DMA_MODE_16, 118
SK	ALT_AVALON_DMA_MODE_32, 118
AlteraSpi.h, 122	ALT_AVALON_DMA_MODE_64, 118
ALTERA_AVALON_SPI_CONTROL_IE_O	ALT_AVALON_DMA_MODE_8, 118
FST	ALT_AVALON_DMA_MODE_MSK, 118
AlteraSpi.h, 122	ALT_AVALON_DMA_NSLOTS, 118
ALTERA_AVALON_SPI_CONTROL_IROE	ALT_AVALON_DMA_NSLOTS_MSK,
_MSK	118
AlteraSpi.h, 122	ALT_AVALON_DMA_RX_STREAM, 118
ALTERA_AVALON_SPI_CONTROL_IROE	ALT_AVALON_DMA_TX_STREAM, 118
_OFST	ALT_DMA_GET_MODE, 118
AlteraSpi.h, 122	ALT_DMA_RX_STREAM_OFF, 119
ALTERA_AVALON_SPI_CONTROL_IRRD	ALT_DMA_RX_STREAM_ON, 119
Y_MSK	ALT_DMA_SET_MODE_128, 119
AlteraSpi.h, 122	ALT_DMA_SET_MODE_16, 119
ALTERA_AVALON_SPI_CONTROL_IRRD	ALT_DMA_SET_MODE_32, 119
Y OFS	ALT_DMA_SET_MODE_64, 119
AlteraSpi.h, 122	ALT_DMA_SET_MODE_8, 119
ALTERA_AVALON_SPI_CONTROL_ITOE	ALT_DMA_TX_STREAM_OFF, 120
_MSK	ALT_DMA_TX_STREAM_ON, 120
AlteraSpi.h, 122	alt_rxchan_done, 120
-	
ALTERA_AVALON_SPI_CONTROL_ITOE	alt_txchan_done, 120
_OFST	ALTERA_AVALON_DMA_CONTROL_B
AlteraSpi.h, 122	YTE_MSK, 120
ALTERA_AVALON_SPI_CONTROL_ITRD	ALTERA_AVALON_DMA_CONTROL_D
Y_MSK	WORD_MSK, 120
AlteraSpi.h, 122	ALTERA_AVALON_DMA_CONTROL_G
ALTERA_AVALON_SPI_CONTROL_ITRD	O_MSK, 120
Y_OFS	ALTERA_AVALON_DMA_CONTROL_H
AlteraSpi.h. 122	W MSK. 120

ALPHI TECHNOLOGY CORP. Page 183 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

ALTERA_AVALON_DMA_CONTROL_I	ALTERA_AVALON_SPI_CONTROL_IR
_EN_MSK, 120	OE_OFST, 122
ALTERA_AVALON_DMA_CONTROL_L	ALTERA_AVALON_SPI_CONTROL_IR
EEN_MSK, 120	RDY_MSK, 122
ALTERA_AVALON_DMA_CONTROL_Q	ALTERA_AVALON_SPI_CONTROL_IR
WORD_MSK, 120	RDY_OFS, 122
ALTERA_AVALON_DMA_CONTROL_R	ALTERA_AVALON_SPI_CONTROL_IT
CON_MSK, 120	OE_MSK, 122
ALTERA_AVALON_DMA_CONTROL_R	ALTERA_AVALON_SPI_CONTROL_IT
EEN_MSK, 120	OE_OFST, 122
ALTERA_AVALON_DMA_CONTROL_S	ALTERA_AVALON_SPI_CONTROL_ITR
OFTWARERESET_MSK, 120	DY_MSK, 122
ALTERA AVALON DMA CONTROL	
	ALTERA_AVALON_SPI_CONTROL_ITR
WCON_MSK, 120	DY_OFS, 122
ALTERA_AVALON_DMA_CONTROL_	ALTERA_AVALON_SPI_CONTROL_SS
WEEN_MSK, 120	O_MSK, 122
ALTERA_AVALON_DMA_CONTROL_	ALTERA_AVALON_SPI_CONTROL_SS
WORD_MSK, 120	O_OFST, 122
ALTERA_AVALON_DMA_STATUS_BU	ALTERA_AVALON_SPI_STATUS_E_MS
SY_MSK, 120	K, 122
ALTERA_AVALON_DMA_STATUS_DO	ALTERA_AVALON_SPI_STATUS_E_OF
NE_MSK, 120	ST, 122
ALTERA_AVALON_DMA_STATUS_LE	ANMF
N_MSK, 120	TCAN4x5x_MCAN_RX_Header, 92
ALTERA_AVALON_DMA_STATUS_RE	ARA
OP_MSK, 120	TCAN4x5x_MCAN_Interrupts, 83
ALTERA_AVALON_DMA_STATUS_WE	ARAE
OP_MSK, 120	TCAN4x5x_MCAN_Interrupt_Enable, 77
AlteraSpi, 18	ASM
AlteraSpi, 19	TCAN4x5x_MCAN_CCCR_Config, 68
base, 20	bar0
control_index, 20	AlphiBoard, 14
getRxData, 19	bar2
getStatus, 19	AlphiBoard, 14
resetStatus, 19	bar3
rxData_index, 20	AlphiBoard, 14
selectSlave, 19	base
sendSpiCommand, 19	AlteraSpi, 20
setControl, 20	ParallelInput, 32
setTxData, 20	BEC
slaveSelect_index, 20	TCAN4x5x_MCAN_Interrupts, 83
status_Index, 20	BECE
status_ROE_mask, 20	TCAN4x5x_MCAN_Interrupt_Enable, 77
status_RRDY_mask, 20	BEU
status_TMT_mask, 20	TCAN4x5x_MCAN_Interrupts, 83
status_TOE_mask, 20	BEUE
status_TRDY_mask, 20	TCAN4x5x_MCAN_Interrupt_Enable, 77
txData index, 21	BO
wordSize, 21	TCAN4x5x_MCAN_Interrupts, 83
AlteraSpi.h	BoardVersion, 22
•	
ALT_AVALON_SPI_COMMAND_MERG	BoardVersion, 22
E, 121	getTimeStamp, 22
ALT_AVALON_SPI_COMMAND_TOGG	getVersion, 22
LE_SS_N, 121	BOE
ALTERA_AVALON_SPI_CONTROL_IE_	TCAN4x5x_MCAN_Interrupt_Enable, 77
MSK, 122	BRS
ALTERA_AVALON_SPI_CONTROL_IE_	TCAN4x5x_MCAN_RX_Header, 92
OFST, 122	TCANA-5- MCAN TV Handan OC
	TCAN4x5x_MCAN_TX_Header, 96
ALTERA_AVALON_SPI_CONTROL_IR	BRSE

ALPHI TECHNOLOGY CORP. Page 184 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

BUFF_LEN CANBUSBATEN TCAN4550, 55 TCAN4x5x Device Interrupt Enable, 58 bufLength CANBUSGND TransferDesc, 106 TCAN4x5x_Device_Interrupts, 63 C:/Alphi/PCIeMiniSoftware/include/AlphiBoa **CANBUSGNDEN** rd.h, 108 TCAN4x5x_Device_Interrupt_Enable, 58 C:/Alphi/PCIeMiniSoftware/include/AlphiDll. **CANBUSNORM** h, 111 TCAN4x5x_Device_Interrupts, 63 CANBUSNORMEN C:/Alphi/PCIeMiniSoftware/include/AlphiErro rCodes.h, 112 TCAN4x5x_Device_Interrupt_Enable, 58 C:/Alphi/PCIeMiniSoftware/include/AlteraDm **CANBUSOPEN** TCAN4x5x Device Interrupts, 63 C:/Alphi/PCIeMiniSoftware/include/AlteraSpi. **CANBUSOPENEN** TCAN4x5x Device Interrupt Enable, 58 C:/Alphi/PCIeMiniSoftware/include/IrigDecod **CANBUSTERMOPEN** TCAN4x5x_Device_Interrupts, 63 er.h, 123 C:/Alphi/PCIeMiniSoftware/include/ParallelIn CANBUSTERMOPENEN put.h, 124 TCAN4x5x_Device_Interrupt_Enable, 58 C:/Alphi/PCIeMiniSoftware/include/PcieCra.h **CANDOM** TCAN4x5x_Device_Interrupts, 63 C:/Alphi/PCIeMiniSoftware/include/PCIeMini CANDOMEN _CAN_FD.h, 126 TCAN4x5x_Device_Interrupt_Enable, 58 C:/Alphi/PCIeMiniSoftware/include/TCAN45 **CANERR** 50.h, 128 TCAN4x5x_Device_Interrupts, 64 C:/Alphi/PCIeMiniSoftware/include/TCAN4x **CANHBAT** 5x_Data_Structs.h, 131 TCAN4x5x_Device_Interrupts, 64 C:/Alphi/PCIeMiniSoftware/include/TCAN4x **CANHBATEN** 5x_Reg.h, 136 TCAN4x5x_Device_Interrupt_Enable, 58 C:/Alphi/PCIeMiniSoftware/include/TCAN4x **CANHCANL** 5x SPI.h, 164 TCAN4x5x_Device_Interrupts, 64 C:/Alphi/PCIeMiniSoftware/PCIeMini_lib/Alp **CANHCANLEN** hiBoard.cpp, 170 TCAN4x5x Device Interrupt Enable, 58 C:/Alphi/PCIeMiniSoftware/PCIeMini_lib/Alp **CANINT** hiBoard dma.cpp, 171 TCAN4x5x_Device_Interrupts, 64 C:/Alphi/PCIeMiniSoftware/PCIeMini lib/Alp **CANINTEN** hiBoard_irq.cpp, 172 TCAN4x5x_Device_Interrupt_Enable, 58 C:/Alphi/PCIeMiniSoftware/PCIeMini_lib/Alt **CANLGND** eraDma.cpp, 173 TCAN4x5x_Device_Interrupts, 64 $C:/Alphi/PCIeMiniSoftware/PCIeMini_lib/Alt$ CANLGNDEN eraSpi.cpp, 174 TCAN4x5x_Device_Interrupt_Enable, 58 C:/Alphi/PCIeMiniSoftware/PCIeMini_lib/Pci canNios eCra.cpp, 175 PCIeMini_CAN_FD, 39 C:/Alphi/PCIeMiniSoftware/PCIeMini_lib/PCI **CANTO** eMini error.cpp, 176 TCAN4x5x_Device_Interrupts, 64 $C:\!/Alphi/PCIeMiniSoftware/PCIeMini_lib/Tes$ **CANTOEN** tProgram.cpp, 177 TCAN4x5x_Device_Interrupt_Enable, 58 C:/Alphi/PCIeMiniSoftware/PCIeMini_lib/x64 CAP_INPUT /Debug/CodeAnalysisResultManifest.txt, ParallelInput, 32 CAP_INPUT_OUTPUT C:/Alphi/PCIeMiniSoftware/PCIeMini lib/x64 ParallelInput, 32 /Debug/PCIeMini_lib.vcxproj.FileListAbsol CAP_OUTPUT ute.txt, 179 ParallelInput, 32 C:/Alphi/PCIeMiniSoftware/PCIeMini lib/x64 **CBF** /Release/PCIeMini_lib.vcxproj.FileListAbso TCAN4x5x_Device_Interrupts, 64 lute.txt, 180 clearIrqStatus ParallelInput, 31 PCIeMini_CAN_FD, 39 clock_gettime TCAN4550, 55 AlphiBoard.h, 109 **CANBUSBAT** CLOCK_REALTIME TCAN4x5x_Device_Interrupts, 63 AlphiBoard.h, 109

ALPHI TECHNOLOGY CORP. Page 185 REV 1.0
Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

close	Device_SetMode
PCIeMini_CAN_FD, 38	TCAN4550, 46
Close	direction_index
AlphiBoard, 10	ParallelInput, 32
control_index	disableInterrupts
AlteraSpi, 20	AlphiBoard, 10
controlRegister	disableIrq
PCIeMini_CAN_FD, 39	TCAN4550, 46
controlToString	DLCode
AlteraDma, 17	TCAN4x5x_MCAN_RX_Header, 92
Cra AlphiPoord 15	TCAN4x5x_MCAN_TX_Header, 97 Dll
AlphiBoard, 15	
CSR	AlphiDll.h, 111
TCAN4x5x_MCAN_CCCR_Config, 68	DllMain
DAR	dllmain.cpp, 165
TCAN4x5x_MCAN_CCCR_Config, 68	dllmain.cpp, 165
data_index	DllMain, 165
ParallelInput, 32	dma
DataBitRatePrescaler	PCIeMini_CAN_FD, 40
TCAN4x5x_MCAN_Data_Timing_Raw, 71	DMAClose
TCAN4x5x_MCAN_Data_Timing_Simple,	AlphiBoard, 11
73	DMAOpen
dataOut_index	AlphiBoard, 11
ParallelInput, 32	DMARoutine
DataSyncJumpWidth	AlphiBoard, 11
TCAN4x5x_MCAN_Data_Timing_Raw, 72	DMATransfer
DataTimeSeg1andProp	AlphiBoard, 11
TCAN4x5x_MCAN_Data_Timing_Raw, 72	doesItemExists
DataTimeSeg2	
<u> </u>	AlphiBoard_irq.cpp, 172
TCAN4x5x_MCAN_Data_Timing_Raw, 72	dpr
DataTqAfterSamplePoint	PCIeMini_CAN_FD, 40
TCAN4x5x_MCAN_Data_Timing_Simple,	dpr_length
73	PCIeMini_CAN_FD, 40
DataTqBeforeSamplePoint	dpr_offset
TCAN4x5x_MCAN_Data_Timing_Simple,	PCIeMini_CAN_FD, 40
73	DRX
dest_offset	TCAN4x5x_MCAN_Interrupts, 83
TransferDesc, 106	DRXE
Device_ClearInterrupts	TCAN4x5x_MCAN_Interrupt_Enable, 77
TCAN4550, 44	dwCounter
Device_ClearInterruptsAll	MINIPCIE_INT_RESULT, 28
TCAN4550, 44	dwEnabledIntType
Device_ConfigureInterruptEnable	MINIPCIE_INT_RESULT, 28
TCAN4550, 44	dwLastMessage
Device_DisableTestMode	MINIPCIE_INT_RESULT, 28
TCAN4550, 45	dwLost
Device_EnableTestMode	MINIPCIE_INT_RESULT, 28
TCAN4550, 45	ECCERR
Device_ReadDeviceIdent TCAN4550, 45	TCAN4x5x_Device_Interrupts, 64
	ECCERREN
Device_ReadDeviceVersion	TCAN4x5x_Device_Interrupt_Enable, 59
TCAN4550, 45	edgeReg_Index
Device_ReadInterruptEnable	ParallelInput, 32
TCAN4550, 45	EFBI
Device_ReadInterrupts	TCAN4x5x_MCAN_CCCR_Config, 68
TCAN4550, 46	EFC
Device_ReadMode	TCAN4x5x_MCAN_TX_Header, 97
TCAN4550, 46	EFEC
Device_ReadTestMode	TCAN4x5x_MCAN_XID_Filter, 98
TCAN4550, 46	EFID1
·	

ALPHI TECHNOLOGY CORP. Page 186 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

TCAN4x5x_MCAN_XID_Filter, 98	AlphiErrorCodes.h, 114
EFID2	ERRCODE_INVALID_MASK_VALUE
TCAN4x5x_MCAN_XID_Filter, 98	AlphiErrorCodes.h, 114
EFT	ERRCODE_INVALID_MODE
TCAN4x5x_MCAN_XID_Filter, 98	AlphiErrorCodes.h, 114
ELO	ERRCODE_INVALID_PARITY
TCAN4x5x_MCAN_Interrupts, 83	AlphiErrorCodes.h, 115
ELOE	ERRCODE_INVALID_RECVNUMBER
TCAN4x5x_MCAN_Interrupt_Enable, 77	AlphiErrorCodes.h, 115
enableInterrupts	ERRCODE_INVALID_RECVSTATUS
AlphiBoard, 11	AlphiErrorCodes.h, 115
•	
enableIrq	ERRCODE_INVALID_SDI
TCAN4550, 46	AlphiErrorCodes.h, 115
EP TGANA 5 MGAN I 1 22	ERRCODE_INVALID_SELF_TEST_DATA
TCAN4x5x_MCAN_Interrupts, 83	AlphiErrorCodes.h, 115
EPE	ERRCODE_INVALID_SELF_TEST_ENABI
TCAN4x5x_MCAN_Interrupt_Enable, 77	E_VAL
ERRCODE_BOARD_NOT_PRESENT	AlphiErrorCodes.h, 115
AlphiErrorCodes.h, 114	ERRCODE_INVALID_SSM
ERRCODE_BUSY	AlphiErrorCodes.h, 115
AlphiErrorCodes.h, 114	ERRCODE_INVALID_STROBE_MODE
ERRCODE_FAILED_SELF_TEST	AlphiErrorCodes.h, 115
AlphiErrorCodes.h, 114	ERRCODE_INVALID_TIME_BOUNCE_VA
ERRCODE_INPUT_MODE	L
AlphiErrorCodes.h, 114	AlphiErrorCodes.h, 115
ERRCODE_INT_ALREADY_ENABLED	ERRCODE_INVALID_TRANRECVSTS
AlphiErrorCodes.h, 114	AlphiErrorCodes.h, 115
ERRCODE_INT_NOT_ENABLED	ERRCODE_INVALID_TRANSNUMBER
AlphiErrorCodes.h, 114	AlphiErrorCodes.h, 115
ERRCODE_INTERNAL_ERROR	ERRCODE_INVALID_TRANSSTATUS
AlphiErrorCodes.h, 114	AlphiErrorCodes.h, 115
ERRCODE_INVALID_ALIGNMENT	ERRCODE_INVALID_TRPAIR
AlphiErrorCodes.h, 114	AlphiErrorCodes.h, 115
ERRCODE_INVALID_BOARD_NUM	ERRCODE_INVALID_VALUE
AlphiErrorCodes.h, 114	AlphiErrorCodes.h, 115
ERRCODE_INVALID_CHANNEL_NUM	ERRCODE_NO_ERROR
AlphiErrorCodes.h, 114	AlphiErrorCodes.h, 115
ERRCODE_INVALID_COMMAND	ERRCODE_OUTPUT_MODE
AlphiErrorCodes.h, 114	AlphiErrorCodes.h, 115
ERRCODE_INVALID_DATALENGTH	ERRCODE_RX_UNDERFLOW
AlphiErrorCodes.h, 114	AlphiErrorCodes.h, 115
ERRCODE_INVALID_DATARATE	ERRCODE_SELF_TEST_DISABLE
AlphiErrorCodes.h, 114	AlphiErrorCodes.h, 115
ERRCODE_INVALID_EMTINTSTS	ERRCODE_SUCCESS
AlphiErrorCodes.h, 114	AlphiErrorCodes.h, 115
ERRCODE_INVALID_FINTSTS	ERRCODE_TIMEOUT
AlphiErrorCodes.h, 114	AlphiErrorCodes.h, 115
ERRCODE_INVALID_FREQUENCY	ERRCODE_TX_OVERFLOW
AlphiErrorCodes.h, 114	AlphiErrorCodes.h, 115
	÷
ERRCODE_INVALID_GROUP	ErrLog
AlphiErrorCodes.h, 114	AlphiBoard.h, 109
ERRCODE_INVALID_HANDLE	ESI
AlphiErrorCodes.h, 114	TCAN4x5x_MCAN_RX_Header, 92
ERRCODE_INVALID_HFINTSTS	TCAN4x5x_MCAN_TX_Header, 97
AlphiErrorCodes.h, 114	EW
ERRCODE_INVALID_INPUT_MODE	TCAN4x5x_MCAN_Interrupts, 84
AlphiErrorCodes.h, 114	EWE
ERRCODE_INVALID_LABELNUMBER	TCAN4x5x_MCAN_Interrupt_Enable, 78
AlphiErrorCodes.h, 114	FALSE
ERRCODE_INVALID_LOGIC_SEL	AlphiDll.h, 111

ALPHI TECHNOLOGY CORP. Page 187 REV 1.0
Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

FDF	AlteraDma, 17
TCAN4x5x_MCAN_RX_Header, 92	AlteraSpi, 19
TCAN4x5x_MCAN_TX_Header, 97	TcanInterface, 104
FDOE	getTime
TCAN4x5x_MCAN_CCCR_Config, 69	IrigDecoder, 25
FIDX	getTimeRaw
TCAN4x5x_MCAN_RX_Header, 92	IrigDecoder, 25
flags	getTimeStamp
TransferDesc, 107	BoardVersion, 22
fPolling	getVersion 22
•	•
TransferDesc, 107	BoardVersion, 22
FRAME_OVF	GLOBALERR TGANIA To Device Letamonte 64
TCAN4x5x_Device_Interrupts, 64	TCAN4x5x_Device_Interrupts, 64
FRAME_OVFEN	hookInterruptServiceRoutine
TCAN4x5x_Device_Interrupt_Enable, 59	AlphiBoard, 12
funcDiagEventHandler	HPM
MINIPCIE_DEV_CTX, 27	TCAN4x5x_MCAN_Interrupts, 84
funcDiagIntHandler	HPME
MINIPCIE_DEV_CTX, 27	TCAN4x5x_MCAN_Interrupt_Enable, 78
getAddress	HRESULT
TcanInterface, 104	AlphiDll.h, 111
getAlphiErrorMsg	hwDMAInterruptDisable
AlphiErrorCodes.h, 116	AlphiBoard, 13
PCIeMini_error.cpp, 176	PCIeMini_CAN_FD, 38
getBar0Address	hwDMAInterruptEnable
AlphiBoard, 11	AlphiBoard, 13
getBar2Address	PCIeMini_CAN_FD, 38
AlphiBoard, 11	hwDMAProgram
getBar3Address	AlphiBoard, 13
-	-
AlphiBoard, 12	PCIeMini_CAN_FD, 38
getData	hwDMAStart
ParallelInput, 31	AlphiBoard, 13
getDay	PCIeMini_CAN_FD, 38
IrigDecoder, 25	hwDMAWaitForCompletion
getDayRaw	AlphiBoard, 13
IrigDecoder, 25	PCIeMini_CAN_FD, 39
getFpgaID	ID
AlphiBoard, 12	TCAN4x5x_MCAN_RX_Header, 92
getFpgaTimeStamp	TCAN4x5x_MCAN_TX_Header, 97
AlphiBoard, 12	input0
getIntResults	PCIeMini_CAN_FD, 40
AlphiBoard, 12	input1
getIrigDate	PCIeMini_CAN_FD, 40
IrigDecoder, 25	ioctl
getIrqEnable	AlteraDma, 17
ParallelInput, 31	irig
getIrqEnableMask	PCIeMini_CAN_FD, 40
PcieCra, 34	IrigDecoder, 25
getIrqStatus	getDay, 25
ParallelInput, 31	getDayRaw, 25
PcieCra, 34	
	getIrigDate, 25
getLength	getSecond, 25
AlteraDma, 17	getTime, 25
getMappedAddress	getTimeRaw, 25
PcieCra, 34	IrigDecoder, 25
getRxData	IrigDecoder::IrigDate, 24
AlteraSpi, 19	tm_hour, 24
getSecond	tm_min, 24
IrigDecoder, 25	tm_sec, 24
getStatus	tm_yday, 24

ALPHI TECHNOLOGY CORP. Page 188 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

tm_year, 24	TCAN4x5x_Reg.h, 145
irq	MCAN_DLC_20B
AlteraDma, 17	TCAN4x5x_Reg.h, 145
irqDelay_index	MCAN_DLC_24B
ParallelInput, 32	TCAN4x5x_Reg.h, 145
irqEnable_index	MCAN_DLC_2B
ParallelInput, 32	TCAN4x5x_Reg.h, 145
irqStatus_index	MCAN_DLC_32B
ParallelInput, 32	TCAN4x5x_Reg.h, 145
IsValidDevice	MCAN_DLC_3B
AlphiBoard, 13	TCAN4x5x_Reg.h, 145
*	MCAN_DLC_48B
launch_bidir	
AlteraDma, 17	TCAN4x5x_Reg.h, 145
launch_rxonly	MCAN_DLC_4B
AlteraDma, 17	TCAN4x5x_Reg.h, 145
launch_txonly	MCAN_DLC_5B
AlteraDma, 17	TCAN4x5x_Reg.h, 145
ledPio	MCAN_DLC_64B
PCIeMini_CAN_FD, 40	TCAN4x5x_Reg.h, 145
Length	MCAN_DLC_6B
LinearAddress, 26	TCAN4x5x_Reg.h, 145
libStatus	MCAN_DLC_7B
AlphiBoard, 15	TCAN4x5x_Reg.h, 145
LinearAddress, 26	MCAN_DLC_8B
Address, 26	TCAN4x5x_Reg.h, 145
AlphiBoard.h, 109	MCAN_DLCtoBytes
Length, 26	TCAN4550, 49
LINUX	MCAN_EnableProtectedRegisters
AlphiDll.h, 111	TCAN4550, 49
LWU	MCAN_ReadCCCRRegister
TCAN4x5x_Device_Interrupts, 64	TCAN4550, 50
LWUEN	MCAN_ReadDataTimingFD_Raw
TCAN4x5x_Device_Interrupt_Enable, 59	TCAN4550, 50
M_CAN_INT	MCAN_ReadDataTimingFD_Simple
TCAN4x5x_Device_Interrupts, 64	TCAN4550, 50
MCAN_ClearInterrupts	MCAN_ReadInterruptEnable
TCAN4550, 46	TCAN4550, 50
MCAN_ClearInterruptsAll	MCAN_ReadInterrupts
TCAN4550, 47	TCAN4550, 50
MCAN_ConfigureCCCRRegister	MCAN_ReadNextFIFO
TCAN4550, 47	TCAN4550, 51
MCAN_ConfigureDataTiming_Raw	MCAN_ReadNominalTiming_Raw
TCAN4550, 47	TCAN4550, 51
MCAN_ConfigureDataTiming_Simple	MCAN_ReadNominalTiming_Simple
	TCAN4550, 51
TCAN4550, 48	
MCAN_ConfigureInterruptEnable	MCAN_ReadRXBuffer
TCAN4550, 48	TCAN4550, 51
MCAN_ConfigureNominalTiming_Raw	MCAN_TransmitBufferContents
TCAN4550, 48	TCAN4550, 52
MCAN_ConfigureNominalTiming_Simple	MCAN_TXRXESC_DataByteValue
TCAN4550, 49	TCAN4550, 52
MCAN_DisableProtectedRegisters	MCAN_WriteSIDFilter
TCAN4550, 49	TCAN4550, 52
MCAN_DLC_0B	MCAN_WriteTXBuffer
TCAN4x5x_Reg.h, 145	TCAN4550, 53
MCAN_DLC_12B	MCAN_WriteXIDFilter
TCAN4x5x_Reg.h, 145	TCAN4550, 53
MCAN_DLC_16B	mddr
TCAN4x5x_Reg.h, 145	PCIeMini_CAN_FD, 40
	1 CICIVIIII_CAIN_I'D, 40
MCAN_DLC_1B	

ALPHI TECHNOLOGY CORP. Page 189 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

MINIPCIE_ARINC429_DEFAULT_DRIVER	MyDmaIntHandler
_NAME	AlphiBoard_dma.cpp, 171
AlphiBoard.cpp, 170	nanosleep
MINIPCIE_ARINC429_DEFAULT_LICENS	AlphiBoard.h, 109
E_STRING	nbrOfCanInterfaces
AlphiBoard.cpp, 170	PCIeMini_CAN_FD, 40
MINIPCIE_ARINC429_IntHandler	NISO
AlphiBoard_irq.cpp, 172	TCAN4x5x_MCAN_CCCR_Config, 69
MINIPCIE_DEV_CTX, 27	NominalBitRatePrescaler
funcDiagEventHandler, 27	TCAN4x5x_MCAN_Nominal_Timing_Ra
funcDiagIntHandler, 27	w, 87
userData, 27	TCAN4x5x_MCAN_Nominal_Timing_Sim
MINIPCIE_EVENT_HANDLER	ple, 89
AlphiBoard.h, 109	-
	NominalSyncJumpWidth
MINIPCIE_INT_HANDLER	TCAN4x5x_MCAN_Nominal_Timing_Ra
AlphiBoard.h, 109	w, 87
MINIPCIE_INT_RESULT, 28	NominalTimeSeg1andProp
dwCounter, 28	TCAN4x5x_MCAN_Nominal_Timing_Ra
dwEnabledIntType, 28	w, 88
dwLastMessage, 28	NominalTimeSeg2
dwLost, 28	TCAN4x5x_MCAN_Nominal_Timing_Ra
waitResult, 28	w, 88
MM	NominalTqAfterSamplePoint
TCAN4x5x_MCAN_TX_Header, 97	TCAN4x5x_MCAN_Nominal_Timing_Sim
MON	ple, 89
TCAN4x5x_MCAN_CCCR_Config, 69	NominalTqBeforeSamplePoint
MRAF	TCAN4x5x_MCAN_Nominal_Timing_Sim
TCAN4x5x_MCAN_Interrupts, 84	ple, 89
MRAFE	NUM_TRANS_CMDS
TCAN4x5x_MCAN_Interrupt_Enable, 78	AlphiBoard_irq.cpp, 172
MRAM_12_Byte_Data	open
TCAN4x5x_Data_Structs.h, 133	PCIeMini_CAN_FD, 39
MRAM_16_Byte_Data	Open 1.12
TCAN4x5x_Data_Structs.h, 133	AlphiBoard, 13
MRAM_20_Byte_Data	ParallelInput, 30
TCAN4x5x_Data_Structs.h, 133	base, 32
MRAM_24_Byte_Data	CAP_INPUT, 32
TCAN4x5x_Data_Structs.h, 133	CAP_INPUT_OUTPUT, 32
MRAM_32_Byte_Data	CAP_OUTPUT, 32
TCAN4x5x_Data_Structs.h, 133	clearIrqStatus, 31
MRAM_48_Byte_Data	data_index, 32
TCAN4x5x_Data_Structs.h, 133	dataOut_index, 32
MRAM_64_Byte_Data	direction_index, 32
TCAN4x5x_Data_Structs.h, 133	edgeReg_Index, 32
MRAM_8_Byte_Data	getData, 31
TCAN4x5x_Data_Structs.h, 133	getIrqEnable, 31
MRAM_Clear	getIrqStatus, 31
TCAN4550, 53	irqDelay_index, 32
MRAM_Configure	- ·
•	irqEnable_index, 32
TCAN4550, 53	irqStatus_index, 32
MRAM_SIZE	ParallelInput, 31
TCAN4x5x_Reg.h, 145	polarity_index, 32
msgBufferIn	reset, 31
TCAN4550, 55	resetIrq, 31
msgBufferOut	setIrqDisable, 31
TCAN4550, 55	setIrqEnable, 31
msgLength	PCIe_Mini_CAN_FD.cpp, 166
TCAN4550, 55	PcieCra, 33
MsSleep	getIrqEnableMask, 34
AlphiBoard, 13	getIrqStatus, 34

ALPHI TECHNOLOGY CORP. Page 190 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

getMappedAddress, 34	TCAN4x5x_MCAN_Interrupt_Enable, 78
PcieCra, 34	PI_GPIO1_0
reset, 34	PCIeMini_CAN_FD.h, 127
setIrqEnableMask, 34	PI_GPIO1_1
setTrEntry, 34	PCIeMini_CAN_FD.h, 127
setTxsAvlAddress, 35	PI_GPIO1_2
PCIeMini_CAN_FD, 37	PCIeMini_CAN_FD.h, 127
can, 39	PI_GPIO1_3
canNios, 39	PCIeMini_CAN_FD.h, 127
close, 38	PI_GPO2_0
controlRegister, 39	PCIeMini_CAN_FD.h, 127
dma, 40	PI_GPO2_1
dpr, 40	PCIeMini_CAN_FD.h, 127
•	
dpr_length, 40	PI_GPO2_2
dpr_offset, 40	PCIeMini_CAN_FD.h, 127
hwDMAInterruptDisable, 38	PI_GPO2_3
hwDMAInterruptEnable, 38	PCIeMini_CAN_FD.h, 127
hwDMAProgram, 38	PI_nINT_0
hwDMAStart, 38	PCIeMini_CAN_FD.h, 127
hwDMAWaitForCompletion, 39	PI_nINT_1
input0, 40	PCIeMini_CAN_FD.h, 127
input1, 40	PI_nINT_2
irig, 40	PCIeMini_CAN_FD.h, 127
ledPio, 40	PI_nINT_3
mddr, 40	PCIeMini_CAN_FD.h, 127
nbrOfCanInterfaces, 40	PI_nWAKE_0
open, 39	PCIeMini_CAN_FD.h, 127
PCIeMini_CAN_FD, 38	PI_nWAKE_1
reset, 39	PCIeMini_CAN_FD.h, 127
PCIeMini_CAN_FD.h	PI_nWAKE_2
PI_GPIO1_0, 127	PCIeMini_CAN_FD.h, 127
PI_GPIO1_1, 127	PI_nWAKE_3
PI_GPIO1_2, 127	PCIeMini_CAN_FD.h, 127
PI_GPIO1_3, 127	PMINIPCIE_DEV_CTX
PI_GPO2_0, 127	AlphiBoard.h, 109
PI_GPO2_1, 127	polarity_index
PI_GPO2_2, 127	ParallelInput, 32
PI_GPO2_3, 127	prepare
PI_nINT_0, 127	AlteraDma, 17
PI_nINT_1, 127	print 17
PI_nINT_2, 127	AlteraDma, 17
PI_nINT_3, 127	PWRON
PI_nWAKE_0, 127	TCAN4x5x_Device_Interrupts, 65
PI_nWAKE_1, 127	PWRONEN
PI_nWAKE_2, 127	TCAN4x5x_Device_Interrupt_Enable, 59
PI_nWAKE_3, 127	PXHD
PCIeMini_error.cpp	TCAN4x5x_MCAN_CCCR_Config, 69
getAlphiErrorMsg, 176	QT_CORE_LIB
wdErrorToString, 176	AlphiBoard.cpp, 170
PCIeMini_status	REG_BITS_DEVICE_IE_CANBUSBAT
AlphiErrorCodes.h, 115	TCAN4x5x_Reg.h, 145
pDma	REG_BITS_DEVICE_IE_CANBUSGND
AlphiBoard, 15	TCAN4x5x_Reg.h, 145
PEA	REG_BITS_DEVICE_IE_CANBUSNOM
TCAN4x5x_MCAN_Interrupts, 84	TCAN4x5x_Reg.h, 145
PEAE	REG_BITS_DEVICE_IE_CANBUSOPEN
TCAN4x5x_MCAN_Interrupt_Enable, 78	TCAN4x5x_Reg.h, 145
PED	REG_BITS_DEVICE_IE_CANBUSTERMOP
TCAN4x5x_MCAN_Interrupts, 84	EN
PEDE	
ו בועבו	TCAN4x5x_Reg.h, 145

ALPHI TECHNOLOGY CORP. Page 191 REV 1.0
Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

REG_BITS_DEVICE_IE_CANDOM	TCAN4x5x_Reg.h, 147
TCAN4x5x_Reg.h, 145	REG_BITS_DEVICE_IR_ECCERR
REG_BITS_DEVICE_IE_CANHBAT	TCAN4x5x_Reg.h, 147
TCAN4x5x_Reg.h, 145	REG_BITS_DEVICE_IR_FRAME_OVF
REG_BITS_DEVICE_IE_CANHCANL	TCAN4x5x_Reg.h, 147
TCAN4x5x_Reg.h, 145	REG_BITS_DEVICE_IR_GLOBALERR
REG_BITS_DEVICE_IE_CANINT	TCAN4x5x_Reg.h, 147
TCAN4x5x_Reg.h, 146	REG_BITS_DEVICE_IR_LWU
REG_BITS_DEVICE_IE_CANLGND	TCAN4x5x_Reg.h, 147
TCAN4x5x_Reg.h, 146	
<u> </u>	REG_BITS_DEVICE_IR_M_CAN_INT
REG_BITS_DEVICE_IE_CANSLNT	TCAN4x5x_Reg.h, 147
TCAN4x5x_Reg.h, 146	REG_BITS_DEVICE_IR_nWKRQ
REG_BITS_DEVICE_IE_ECCERR	TCAN4x5x_Reg.h, 147
TCAN4x5x_Reg.h, 146	REG_BITS_DEVICE_IR_PWRON
REG_BITS_DEVICE_IE_FRAME_OVF	TCAN4x5x_Reg.h, 147
TCAN4x5x_Reg.h, 146	REG_BITS_DEVICE_IR_SPIERR
REG_BITS_DEVICE_IE_LWU	TCAN4x5x_Reg.h, 147
TCAN4x5x_Reg.h, 146	REG_BITS_DEVICE_IR_SWERR
REG_BITS_DEVICE_IE_MASK	TCAN4x5x_Reg.h, 147
TCAN4x5x_Reg.h, 146	REG_BITS_DEVICE_IR_TSD
REG_BITS_DEVICE_IE_PWRON	TCAN4x5x_Reg.h, 147
TCAN4x5x_Reg.h, 146	REG_BITS_DEVICE_IR_UVIO
REG_BITS_DEVICE_IE_TSD	TCAN4x5x_Reg.h, 147
TCAN4x5x_Reg.h, 146	REG_BITS_DEVICE_IR_UVSUP
	TCAN4x5x_Reg.h, 147
REG_BITS_DEVICE_IE_UVCCOUT	
TCAN4x5x_Reg.h, 146	REG_BITS_DEVICE_IR_VTWD
REG_BITS_DEVICE_IE_UVIO	TCAN4x5x_Reg.h, 147
TCAN4x5x_Reg.h, 146	REG_BITS_DEVICE_IR_WDTO
REG_BITS_DEVICE_IE_UVSUP	TCAN4x5x_Reg.h, 147
TCAN4x5x_Reg.h, 146	REG_BITS_DEVICE_IR_WKERR
REG_BITS_DEVICE_IE_WDTO	TCAN4x5x_Reg.h, 147
TCAN4x5x_Reg.h, 146	REG_BITS_DEVICE_MODE_CLKOUT_DI
REG_BITS_DEVICE_IE_WKERR	V1
TCAN4x5x_Reg.h, 146	TCAN4x5x_Reg.h, 147
REG_BITS_DEVICE_IR_CANBUSBAT	REG_BITS_DEVICE_MODE_CLKOUT_DI
TCAN4x5x_Reg.h, 146	V2 = = = =
REG_BITS_DEVICE_IR_CANBUSFAULT	TCAN4x5x_Reg.h, 147
TCAN4x5x_Reg.h, 146	REG_BITS_DEVICE_MODE_CLKOUT_MA
REG_BITS_DEVICE_IR_CANBUSGND	SK
TCAN4x5x_Reg.h, 146	TCAN4x5x_Reg.h, 147
REG_BITS_DEVICE_IR_CANBUSNOM	REG_BITS_DEVICE_MODE_DEVICE_RES
TCAN4x5x_Reg.h, 146	ET TOTAL STATE OF THE STATE OF
REG_BITS_DEVICE_IR_CANBUSOPEN	TCAN4x5x_Reg.h, 147
TCAN4x5x_Reg.h, 146	REG_BITS_DEVICE_MODE_DEVICEMOD
REG_BITS_DEVICE_IR_CANBUSTERMOP	E_MASK
EN	TCAN4x5x_Reg.h, 147
TCAN4x5x_Reg.h, 146	REG_BITS_DEVICE_MODE_DEVICEMODE
REG_BITS_DEVICE_IR_CANDOM	E_NORMAL
TCAN4x5x_Reg.h, 146	TCAN4x5x_Reg.h, 147
REG_BITS_DEVICE_IR_CANERR	REG_BITS_DEVICE_MODE_DEVICEMOD
TCAN4x5x_Reg.h, 146	E_SLEEP
REG_BITS_DEVICE_IR_CANHBAT	TCAN4x5x_Reg.h, 147
TCAN4x5x_Reg.h, 146	REG_BITS_DEVICE_MODE_DEVICEMOD
REG_BITS_DEVICE_IR_CANHCANL	E_STANDBY
TCAN4x5x_Reg.h, 146	TCAN4x5x_Reg.h, 147
REG_BITS_DEVICE_IR_CANINT	REG_BITS_DEVICE_MODE_FAIL_SAFE_
TCAN4x5x_Reg.h, 146	DIS
REG_BITS_DEVICE_IR_CANLGND	TCAN4x5x_Reg.h, 147
TCAN4x5x_Reg.h, 146	REG_BITS_DEVICE_MODE_FAIL_SAFE_
REG_BITS_DEVICE_IR_CANSLNT	EN

ALPHI TECHNOLOGY CORP. Page 192 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

TCAN4x5x_Reg.h, 147	TCAN4x5x_Reg.h, 148
REG_BITS_DEVICE_MODE_FAIL_SAFE_	REG_BITS_DEVICE_MODE_NWKRQ_VO
MASK	LT_VIO
TCAN4x5x_Reg.h, 148	TCAN4x5x_Reg.h, 148
REG_BITS_DEVICE_MODE_GPO1_FUNC_	REG_BITS_DEVICE_MODE_SWE_DIS
MASK	TCAN4x5x_Reg.h, 148
TCAN4x5x_Reg.h, 148	REG_BITS_DEVICE_MODE_SWE_EN
REG_BITS_DEVICE_MODE_GPO1_FUNC_	TCAN4x5x_Reg.h, 148
MCAN_INT1	REG_BITS_DEVICE_MODE_SWE_MASK
TCAN4x5x_Reg.h, 148	TCAN4x5x_Reg.h, 148
REG_BITS_DEVICE_MODE_GPO1_FUNC_	REG_BITS_DEVICE_MODE_TESTMODE_
SPI_INT	CONTROLLER
TCAN4x5x_Reg.h, 148	TCAN4x5x_Reg.h, 149
REG_BITS_DEVICE_MODE_GPO1_FUNC_	REG_BITS_DEVICE_MODE_TESTMODE_
UVLO_THERM	DIS
TCAN4x5x_Reg.h, 148	TCAN4x5x_Reg.h, 149
REG_BITS_DEVICE_MODE_GPO1_MODE	REG_BITS_DEVICE_MODE_TESTMODE_
_CLKOUT	EN
TCAN4x5x_Reg.h, 148	TCAN4x5x_Reg.h, 149
REG_BITS_DEVICE_MODE_GPO1_MODE	REG_BITS_DEVICE_MODE_TESTMODE_
_GPI	ENMASK
TCAN4x5x_Reg.h, 148	TCAN4x5x_Reg.h, 149
REG_BITS_DEVICE_MODE_GPO1_MODE	REG_BITS_DEVICE_MODE_TESTMODE_
_GPO	MASK
TCAN4x5x_Reg.h, 148	TCAN4x5x_Reg.h, 149
REG_BITS_DEVICE_MODE_GPO1_MODE	REG_BITS_DEVICE_MODE_TESTMODE_
MASK	PHY
TCAN4x5x_Reg.h, 148	TCAN4x5x_Reg.h, 149
REG_BITS_DEVICE_MODE_GPO2_CAN_F	REG_BITS_DEVICE_MODE_WAKE_PIN_
AULT	BOTHEDGES
TCAN4x5x_Reg.h, 148	TCAN4x5x_Reg.h, 149
REG_BITS_DEVICE_MODE_GPO2_MASK	REG_BITS_DEVICE_MODE_WAKE_PIN_
TCAN4x5x_Reg.h, 148	DIS
REG_BITS_DEVICE_MODE_GPO2_MCAN	TCAN4x5x_Reg.h, 149
INTO	REG_BITS_DEVICE_MODE_WAKE_PIN_F
_HV10 TCAN4x5x_Reg.h, 148	ALLING
REG_BITS_DEVICE_MODE_GPO2_NINT	
	TCAN4x5x_Reg.h, 149
TCAN4x5x_Reg.h, 148	REG_BITS_DEVICE_MODE_WAKE_PIN_
REG_BITS_DEVICE_MODE_GPO2_WDT	MASK
TCAN4x5x_Reg.h, 148	TCAN4x5x_Reg.h, 149
REG_BITS_DEVICE_MODE_INH_DIS	REG_BITS_DEVICE_MODE_WAKE_PIN_
TCAN4x5x_Reg.h, 148	RISING
REG_BITS_DEVICE_MODE_INH_EN	TCAN4x5x_Reg.h, 149
TCAN4x5x_Reg.h, 148	REG_BITS_DEVICE_MODE_WD_CLK_20
REG_BITS_DEVICE_MODE_INH_MASK	MHZ
TCAN4x5x_Reg.h, 148	TCAN4x5x_Reg.h, 149
REG_BITS_DEVICE_MODE_NWKRQ_CO	REG_BITS_DEVICE_MODE_WD_CLK_40
NFIG_INH	MHZ
TCAN4x5x_Reg.h, 148	TCAN4x5x_Reg.h, 149
REG_BITS_DEVICE_MODE_NWKRQ_CO	REG_BITS_DEVICE_MODE_WD_CLK_M
NFIG_MASK	ASK
TCAN4x5x_Reg.h, 148	TCAN4x5x_Reg.h, 149
REG_BITS_DEVICE_MODE_NWKRQ_CO	REG_BITS_DEVICE_MODE_WD_TIMER_
NFIG_WKRQ	3S
TCAN4x5x_Reg.h, 148	TCAN4x5x_Reg.h, 149
REG_BITS_DEVICE_MODE_NWKRQ_VO	REG_BITS_DEVICE_MODE_WD_TIMER_
LT_INTERNAL	600MS
TCAN4x5x_Reg.h, 148	TCAN4x5x_Reg.h, 149
REG_BITS_DEVICE_MODE_NWKRQ_VO	REG_BITS_DEVICE_MODE_WD_TIMER_
LT_MASK	60MS
~ · · · · · · · · · · · · · · · · · ·	0.01110

ALPHI TECHNOLOGY CORP. Page 193 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

TCAN4x5x_Reg.h, 149	TCAN4x5x_Reg.h, 150
REG_BITS_DEVICE_MODE_WD_TIMER_	REG_BITS_MCAN_DBTP_TDC_EN
6S	TCAN4x5x_Reg.h, 150
TCAN4x5x_Reg.h, 149	REG_BITS_MCAN_GFC_ANFE_FIFO0
REG_BITS_DEVICE_MODE_WD_TIMER_	TCAN4x5x_Reg.h, 150
MASK	REG_BITS_MCAN_GFC_ANFE_FIFO1
TCAN4x5x_Reg.h, 149	TCAN4x5x_Reg.h, 150
REG_BITS_DEVICE_MODE_WDT_ACTIO	REG_BITS_MCAN_GFC_ANFS_FIF00
N_INH_PULSE	TCAN4x5x_Reg.h, 150
TCAN4x5x_Reg.h, 149	REG_BITS_MCAN_GFC_ANFS_FIFO1
REG_BITS_DEVICE_MODE_WDT_ACTIO	TCAN4x5x_Reg.h, 150
N_INT	REG_BITS_MCAN_GFC_RRFE
TCAN4x5x_Reg.h, 149	TCAN4x5x_Reg.h, 150
REG_BITS_DEVICE_MODE_WDT_ACTIO	REG_BITS_MCAN_GFC_RRFS
N_MASK	TCAN4x5x_Reg.h, 150
TCAN4x5x_Reg.h, 149	REG_BITS_MCAN_IE_ARAE
REG_BITS_DEVICE_MODE_WDT_ACTIO	TCAN4x5x_Reg.h, 150
N_WDT_PULSE	REG_BITS_MCAN_IE_ARAL
TCAN4x5x_Reg.h, 149	TCAN4x5x_Reg.h, 150
REG_BITS_DEVICE_MODE_WDT_DIS	REG_BITS_MCAN_IE_BECE
TCAN4x5x_Reg.h, 149	TCAN4x5x_Reg.h, 151
REG_BITS_DEVICE_MODE_WDT_EN	REG_BITS_MCAN_IE_BECL
TCAN4x5x_Reg.h, 149	TCAN4x5x_Reg.h, 151
REG_BITS_DEVICE_MODE_WDT_MASK	REG_BITS_MCAN_IE_BEUE
TCAN4x5x_Reg.h, 149	TCAN4x5x_Reg.h, 151
REG_BITS_DEVICE_MODE_WDT_RESET	REG_BITS_MCAN_IE_BEUL
_BIT	TCAN4x5x_Reg.h, 151
_B11 TCAN4x5x_Reg.h, 150	REG_BITS_MCAN_IE_BOE
REG_BITS_MCAN_CCCR_ASM	TCAN4x5x_Reg.h, 151
	•
TCAN4x5x_Reg.h, 150	REG_BITS_MCAN_IE_BOL
REG_BITS_MCAN_CCCR_BRSE	TCAN4x5x_Reg.h, 151
TCAN4x5x_Reg.h, 150	REG_BITS_MCAN_IE_DRXE
REG_BITS_MCAN_CCCR_CCE	TCAN4x5x_Reg.h, 151
TCAN4x5x_Reg.h, 150	REG_BITS_MCAN_IE_DRXL
REG_BITS_MCAN_CCCR_CSA	TCAN4x5x_Reg.h, 151
TCAN4x5x_Reg.h, 150	REG_BITS_MCAN_IE_ELOE
REG_BITS_MCAN_CCCR_CSR	TCAN4x5x_Reg.h, 151
TCAN4x5x_Reg.h, 150	REG_BITS_MCAN_IE_ELOL
REG_BITS_MCAN_CCCR_DAR_DIS	TCAN4x5x_Reg.h, 151
TCAN4x5x_Reg.h, 150	REG_BITS_MCAN_IE_EPE
REG_BITS_MCAN_CCCR_EFBI	TCAN4x5x_Reg.h, 151
TCAN4x5x_Reg.h, 150	REG_BITS_MCAN_IE_EPL
REG_BITS_MCAN_CCCR_FDOE	TCAN4x5x_Reg.h, 151
TCAN4x5x_Reg.h, 150	REG_BITS_MCAN_IE_EWE
REG_BITS_MCAN_CCCR_INIT	TCAN4x5x_Reg.h, 151
TCAN4x5x_Reg.h, 150	REG_BITS_MCAN_IE_EWL
REG_BITS_MCAN_CCCR_MON	TCAN4x5x_Reg.h, 151
TCAN4x5x_Reg.h, 150	REG_BITS_MCAN_IE_HPME
REG_BITS_MCAN_CCCR_NISO_BOSCH	TCAN4x5x_Reg.h, 151
TCAN4x5x_Reg.h, 150	REG_BITS_MCAN_IE_HPML
REG_BITS_MCAN_CCCR_NISO_ISO	TCAN4x5x_Reg.h, 151
TCAN4x5x_Reg.h, 150	REG_BITS_MCAN_IE_MRAFE
REG_BITS_MCAN_CCCR_PXHD_DIS	TCAN4x5x_Reg.h, 151
TCAN4x5x_Reg.h, 150	REG_BITS_MCAN_IE_MRAFL
REG_BITS_MCAN_CCCR_RESERVED_M	TCAN4x5x_Reg.h, 151
ASK	REG_BITS_MCAN_IE_PEAE
TCAN4x5x_Reg.h, 150	TCAN4x5x_Reg.h, 151
REG_BITS_MCAN_CCCR_TEST	REG_BITS_MCAN_IE_PEAL
TCAN4x5x_Reg.h, 150	TCAN4x5x_Reg.h, 151
REG_BITS_MCAN_CCCR_TXP	REG_BITS_MCAN_IE_PEDE

ALPHI TECHNOLOGY CORP. Page 194 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

TCAN4x5x_Reg.h, 151 TCAN4x5x_Reg.h, 152 REG BITS MCAN IE PEDL REG BITS MCAN IE TFEL TCAN4x5x_Reg.h, 151 TCAN4x5x_Reg.h, 152 REG_BITS_MCAN_IE_RF0FE REG_BITS_MCAN_IE_TOOE TCAN4x5x Reg.h, 151 TCAN4x5x Reg.h, 153 REG_BITS_MCAN_IE_RF0FL REG_BITS_MCAN_IE_TOOL TCAN4x5x_Reg.h, 151 TCAN4x5x_Reg.h, 153 REG_BITS_MCAN_IE_TSWE REG_BITS_MCAN_IE_RF0LE TCAN4x5x_Reg.h, 151 TCAN4x5x_Reg.h, 153 REG_BITS_MCAN_IE_RF0LL REG_BITS_MCAN_IE_TSWL TCAN4x5x Reg.h, 151 TCAN4x5x Reg.h, 153 REG BITS MCAN IE RF0NE REG BITS MCAN IE WDIE TCAN4x5x Reg.h, 152 TCAN4x5x Reg.h, 153 REG BITS_MCAN_IE_WDIL REG BITS MCAN IE RF0NL TCAN4x5x Reg.h, 152 TCAN4x5x_Reg.h, 153 REG_BITS_MCAN_IE_RF0WE REG_BITS_MCAN_ILE_EINT0 TCAN4x5x_Reg.h, 152 TCAN4x5x_Reg.h, 153 REG_BITS_MCAN_ILE_EINT1 REG_BITS_MCAN_IE_RF0WL TCAN4x5x_Reg.h, 152 TCAN4x5x_Reg.h, 153 REG_BITS_MCAN_IR_ARA REG_BITS_MCAN_IE_RF1FE TCAN4x5x_Reg.h, 152 TCAN4x5x_Reg.h, 153 REG_BITS_MCAN_IE_RF1FL REG_BITS_MCAN_IR_BEC TCAN4x5x_Reg.h, 152 TCAN4x5x_Reg.h, 153 REG_BITS_MCAN_IE_RF1LE REG_BITS_MCAN_IR_BEU TCAN4x5x_Reg.h, 152 TCAN4x5x_Reg.h, 153 REG_BITS_MCAN_IE_RF1LL REG_BITS_MCAN_IR_BO TCAN4x5x_Reg.h, 152 TCAN4x5x_Reg.h, 153 REG_BITS_MCAN_IE_RF1NE REG_BITS_MCAN_IR_DRX TCAN4x5x Reg.h, 152 TCAN4x5x Reg.h, 153 REG_BITS_MCAN_IE_RF1NL REG_BITS_MCAN_IR_ELO TCAN4x5x_Reg.h, 152 TCAN4x5x_Reg.h, 153 REG BITS MCAN IE RF1WE REG BITS MCAN IR EP TCAN4x5x Reg.h, 152 TCAN4x5x Reg.h, 153 REG_BITS_MCAN_IE_RF1WL REG BITS MCAN IR EW TCAN4x5x_Reg.h, 152 TCAN4x5x_Reg.h, 153 REG_BITS_MCAN_IE_TCE REG_BITS_MCAN_IR_HPM TCAN4x5x_Reg.h, 152 TCAN4x5x_Reg.h, 153 REG_BITS_MCAN_IE_TCFE REG_BITS_MCAN_IR_MRAF TCAN4x5x_Reg.h, 152 TCAN4x5x_Reg.h, 153 REG_BITS_MCAN_IR_PEA REG_BITS_MCAN_IE_TCFL TCAN4x5x_Reg.h, 152 TCAN4x5x_Reg.h, 153 REG_BITS_MCAN_IE_TCL REG_BITS_MCAN_IR_PED TCAN4x5x_Reg.h, 152 TCAN4x5x_Reg.h, 153 REG_BITS_MCAN_IE_TEFFE REG_BITS_MCAN_IR_RF0F TCAN4x5x_Reg.h, 152 TCAN4x5x_Reg.h, 153 REG_BITS_MCAN_IE_TEFFL REG_BITS_MCAN_IR_RF0L TCAN4x5x_Reg.h, 152 TCAN4x5x_Reg.h, 153 REG_BITS_MCAN_IR_RF0N REG_BITS_MCAN_IE_TEFLE TCAN4x5x_Reg.h, 153 TCAN4x5x_Reg.h, 152 REG BITS MCAN IE TEFLL REG BITS MCAN IR RF0W TCAN4x5x_Reg.h, 152 TCAN4x5x_Reg.h, 153 REG BITS MCAN IE TEFNE REG BITS MCAN IR RF1F TCAN4x5x Reg.h, 152 TCAN4x5x Reg.h, 153 REG BITS MCAN IR RF1L REG_BITS_MCAN_IE_TEFNL TCAN4x5x_Reg.h, 152 TCAN4x5x_Reg.h, 153 REG_BITS_MCAN_IE_TEFWE REG_BITS_MCAN_IR_RF1N TCAN4x5x_Reg.h, 152 TCAN4x5x_Reg.h, 154 REG_BITS_MCAN_IE_TEFWL REG_BITS_MCAN_IR_RF1W TCAN4x5x_Reg.h, 154 TCAN4x5x_Reg.h, 152 REG_BITS_MCAN_IE_TFEE REG_BITS_MCAN_IR_TC

TCAN4x5x_Reg.h, 154	TCAN4x5x_Reg.h, 155
REG_BITS_MCAN_IR_TCF	REG_BITS_MCAN_RXESC_RBDS_48B
TCAN4x5x_Reg.h, 154	TCAN4x5x_Reg.h, 155
REG_BITS_MCAN_IR_TEFF	REG_BITS_MCAN_RXESC_RBDS_64B
TCAN4x5x_Reg.h, 154	TCAN4x5x_Reg.h, 155
REG_BITS_MCAN_IR_TEFL	REG_BITS_MCAN_RXESC_RBDS_8B
TCAN4x5x_Reg.h, 154	TCAN4x5x_Reg.h, 155
REG_BITS_MCAN_IR_TEFN	REG_BITS_MCAN_RXF0C_F0OM_OVER
TCAN4x5x_Reg.h, 154	WRITE
REG_BITS_MCAN_IR_TEFW	TCAN4x5x_Reg.h, 155
TCAN4x5x_Reg.h, 154	REG_BITS_MCAN_TEST_LOOP_BACK
REG_BITS_MCAN_IR_TFE	TCAN4x5x_Reg.h, 155
TCAN4x5x_Reg.h, 154	REG_BITS_MCAN_TEST_RX_DOM
REG_BITS_MCAN_IR_TOO	TCAN4x5x_Reg.h, 155
TCAN4x5x_Reg.h, 154	REG_BITS_MCAN_TEST_RX_REC
REG_BITS_MCAN_IR_TSW	TCAN4x5x_Reg.h, 155
TCAN4x5x_Reg.h, 154	REG_BITS_MCAN_TEST_TX_DOM
REG_BITS_MCAN_IR_WDI	TCAN4x5x_Reg.h, 155
TCAN4x5x_Reg.h, 154	REG_BITS_MCAN_TEST_TX_REC
REG_BITS_MCAN_RXESC_F0DS_12B	TCAN4x5x_Reg.h, 155
TCAN4x5x_Reg.h, 154	REG_BITS_MCAN_TEST_TX_SP
REG_BITS_MCAN_RXESC_F0DS_16B	TCAN4x5x_Reg.h, 155
TCAN4x5x_Reg.h, 154	REG_BITS_MCAN_TSCC_COUNTER_AL
REG_BITS_MCAN_RXESC_F0DS_20B	WAYS_0
	TCAN4x5x_Reg.h, 155
TCAN4x5x_Reg.h, 154	_ & .
REG_BITS_MCAN_RXESC_F0DS_24B	REG_BITS_MCAN_TSCC_COUNTER_EXT
TCAN4x5x_Reg.h, 154	ERNAL
REG_BITS_MCAN_RXESC_F0DS_32B	TCAN4x5x_Reg.h, 155
TCAN4x5x_Reg.h, 154	REG_BITS_MCAN_TSCC_COUNTER_USE
REG_BITS_MCAN_RXESC_F0DS_48B	_TCP
TCAN4x5x_Reg.h, 154	TCAN4x5x_Reg.h, 155
REG_BITS_MCAN_RXESC_F0DS_64B	REG_BITS_MCAN_TSCC_PRESCALER_M
TCAN4x5x_Reg.h, 154	ASK
REG_BITS_MCAN_RXESC_F0DS_8B	TCAN4x5x_Reg.h, 155
TCAN4x5x_Reg.h, 154	REG_BITS_MCAN_TXBAR_AR0
REG_BITS_MCAN_RXESC_F1DS_12B	TCAN4x5x_Reg.h, 155
TCAN4x5x_Reg.h, 154	REG_BITS_MCAN_TXBAR_AR1
REG_BITS_MCAN_RXESC_F1DS_16B	TCAN4x5x_Reg.h, 155
TCAN4x5x_Reg.h, 154	REG_BITS_MCAN_TXBAR_AR10
REG_BITS_MCAN_RXESC_F1DS_20B	TCAN4x5x_Reg.h, 155
TCAN4x5x_Reg.h, 154	REG_BITS_MCAN_TXBAR_AR11
REG_BITS_MCAN_RXESC_F1DS_24B	TCAN4x5x_Reg.h, 155
TCAN4x5x_Reg.h, 154	REG_BITS_MCAN_TXBAR_AR12
REG_BITS_MCAN_RXESC_F1DS_32B	TCAN4x5x_Reg.h, 155
TCAN4x5x_Reg.h, 154	REG_BITS_MCAN_TXBAR_AR13
REG_BITS_MCAN_RXESC_F1DS_48B	TCAN4x5x_Reg.h, 156
TCAN4x5x_Reg.h, 154	REG_BITS_MCAN_TXBAR_AR14
REG_BITS_MCAN_RXESC_F1DS_64B	TCAN4x5x_Reg.h, 156
TCAN4x5x_Reg.h, 155	REG_BITS_MCAN_TXBAR_AR15
REG_BITS_MCAN_RXESC_F1DS_8B	TCAN4x5x_Reg.h, 156
TCAN4x5x_Reg.h, 155	REG_BITS_MCAN_TXBAR_AR16
REG_BITS_MCAN_RXESC_RBDS_12B	TCAN4x5x_Reg.h, 156
TCAN4x5x_Reg.h, 155	REG_BITS_MCAN_TXBAR_AR17
REG_BITS_MCAN_RXESC_RBDS_16B	TCAN4x5x_Reg.h, 156
TCAN4x5x_Reg.h, 155	REG_BITS_MCAN_TXBAR_AR18
REG_BITS_MCAN_RXESC_RBDS_20B	TCAN4x5x_Reg.h, 156
TCAN4x5x_Reg.h, 155	REG_BITS_MCAN_TXBAR_AR19
REG_BITS_MCAN_RXESC_RBDS_24B	TCAN4x5x_Reg.h, 156
TCAN4x5x_Reg.h, 155	REG_BITS_MCAN_TXBAR_AR2
REG_BITS_MCAN_RXESC_RBDS_32B	TCAN4x5x_Reg.h, 156

ALPHI TECHNOLOGY CORP. Page 196 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

REG_BITS_MCAN_TXBAR_AR20	REG_BITS_MCAN_TXBCIE_CFIE18
TCAN4x5x_Reg.h, 156	TCAN4x5x_Reg.h, 157
REG_BITS_MCAN_TXBAR_AR21	REG_BITS_MCAN_TXBCIE_CFIE19
TCAN4x5x_Reg.h, 156	TCAN4x5x_Reg.h, 157
REG_BITS_MCAN_TXBAR_AR22	REG_BITS_MCAN_TXBCIE_CFIE2
TCAN4x5x_Reg.h, 156	TCAN4x5x_Reg.h, 157
REG_BITS_MCAN_TXBAR_AR23	REG_BITS_MCAN_TXBCIE_CFIE20
TCAN4x5x_Reg.h, 156	TCAN4x5x_Reg.h, 157
REG_BITS_MCAN_TXBAR_AR24	REG_BITS_MCAN_TXBCIE_CFIE21
TCAN4x5x_Reg.h, 156	TCAN4x5x_Reg.h, 157
REG_BITS_MCAN_TXBAR_AR25	REG_BITS_MCAN_TXBCIE_CFIE22
TCAN4x5x_Reg.h, 156	TCAN4x5x_Reg.h, 157
REG_BITS_MCAN_TXBAR_AR26	REG_BITS_MCAN_TXBCIE_CFIE23
TCAN4x5x_Reg.h, 156	TCAN4x5x_Reg.h, 157
REG_BITS_MCAN_TXBAR_AR27	REG_BITS_MCAN_TXBCIE_CFIE24
TCAN4x5x_Reg.h, 156	TCAN4x5x_Reg.h, 157
REG_BITS_MCAN_TXBAR_AR28	REG_BITS_MCAN_TXBCIE_CFIE25
TCAN4x5x_Reg.h, 156	TCAN4x5x_Reg.h, 157
REG_BITS_MCAN_TXBAR_AR29	REG_BITS_MCAN_TXBCIE_CFIE26
TCAN4x5x_Reg.h, 156	TCAN4x5x_Reg.h, 157
REG_BITS_MCAN_TXBAR_AR3	REG_BITS_MCAN_TXBCIE_CFIE27
TCAN4x5x_Reg.h, 156	TCAN4x5x_Reg.h, 157
REG_BITS_MCAN_TXBAR_AR30	REG_BITS_MCAN_TXBCIE_CFIE28
TCAN4x5x_Reg.h, 156	TCAN4x5x_Reg.h, 157
REG_BITS_MCAN_TXBAR_AR31	REG_BITS_MCAN_TXBCIE_CFIE29
TCAN4x5x_Reg.h, 156	TCAN4x5x_Reg.h, 157
REG_BITS_MCAN_TXBAR_AR4	REG_BITS_MCAN_TXBCIE_CFIE3
TCAN4x5x_Reg.h, 156	TCAN4x5x_Reg.h, 157
REG_BITS_MCAN_TXBAR_AR5	REG_BITS_MCAN_TXBCIE_CFIE30
TCAN4x5x_Reg.h, 156	TCAN4x5x_Reg.h, 158
REG_BITS_MCAN_TXBAR_AR6	REG_BITS_MCAN_TXBCIE_CFIE31
TCAN4x5x_Reg.h, 156	TCAN4x5x_Reg.h, 158
REG_BITS_MCAN_TXBAR_AR7	REG_BITS_MCAN_TXBCIE_CFIE4
TCAN4x5x_Reg.h, 156	TCAN4x5x_Reg.h, 158
REG_BITS_MCAN_TXBAR_AR8	REG_BITS_MCAN_TXBCIE_CFIE5
TCAN4x5x_Reg.h, 156 REG_BITS_MCAN_TXBAR_AR9	TCAN4x5x_Reg.h, 158 REG_BITS_MCAN_TXBCIE_CFIE6
TCAN4x5x_Reg.h, 157 REG_BITS_MCAN_TXBC_TFQM	TCAN4x5x_Reg.h, 158 REG_BITS_MCAN_TXBCIE_CFIE7
TCAN4x5x_Reg.h, 157	TCAN4x5x_Reg.h, 158
REG_BITS_MCAN_TXBCIE_CFIE0	REG_BITS_MCAN_TXBCIE_CFIE8
TCAN4x5x_Reg.h, 157	TCAN4x5x_Reg.h, 158
REG_BITS_MCAN_TXBCIE_CFIE1	REG_BITS_MCAN_TXBCIE_CFIE9
TCAN4x5x_Reg.h, 157	TCAN4x5x_Reg.h, 158
REG_BITS_MCAN_TXBCIE_CFIE10	REG_BITS_MCAN_TXBCR_CR0
TCAN4x5x_Reg.h, 157	TCAN4x5x_Reg.h, 158
REG_BITS_MCAN_TXBCIE_CFIE11	REG_BITS_MCAN_TXBCR_CR1
TCAN4x5x_Reg.h, 157	TCAN4x5x_Reg.h, 158
REG_BITS_MCAN_TXBCIE_CFIE12	REG_BITS_MCAN_TXBCR_CR10
TCAN4x5x_Reg.h, 157	TCAN4x5x_Reg.h, 158
REG_BITS_MCAN_TXBCIE_CFIE13	REG_BITS_MCAN_TXBCR_CR11
TCAN4x5x_Reg.h, 157	TCAN4x5x_Reg.h, 158
REG_BITS_MCAN_TXBCIE_CFIE14	REG_BITS_MCAN_TXBCR_CR12
TCAN4x5x_Reg.h, 157	TCAN4x5x_Reg.h, 158
REG_BITS_MCAN_TXBCIE_CFIE15	REG_BITS_MCAN_TXBCR_CR13
TCAN4x5x_Reg.h, 157	TCAN4x5x_Reg.h, 158
REG_BITS_MCAN_TXBCIE_CFIE16	REG_BITS_MCAN_TXBCR_CR14
TCAN4x5x_Reg.h, 157	TCAN4x5x_Reg.h, 158
REG_BITS_MCAN_TXBCIE_CFIE17	REG_BITS_MCAN_TXBCR_CR15
TCAN4x5x_Reg.h, 157	TCAN4x5x_Reg.h, 158

REG_BITS_MCAN_TXBCR_CR16	REG_BITS_MCAN_TXBTIE_TIE14
TCAN4x5x_Reg.h, 158	TCAN4x5x_Reg.h, 159
REG_BITS_MCAN_TXBCR_CR17	REG_BITS_MCAN_TXBTIE_TIE15
TCAN4x5x_Reg.h, 158	TCAN4x5x_Reg.h, 159
REG_BITS_MCAN_TXBCR_CR18	REG_BITS_MCAN_TXBTIE_TIE16
TCAN4x5x_Reg.h, 158	TCAN4x5x_Reg.h, 159
REG_BITS_MCAN_TXBCR_CR19	REG_BITS_MCAN_TXBTIE_TIE17
TCAN4x5x_Reg.h, 158	TCAN4x5x_Reg.h, 159
REG_BITS_MCAN_TXBCR_CR2	REG_BITS_MCAN_TXBTIE_TIE18
TCAN4x5x_Reg.h, 158	TCAN4x5x_Reg.h, 159
REG_BITS_MCAN_TXBCR_CR20	REG_BITS_MCAN_TXBTIE_TIE19
TCAN4x5x_Reg.h, 158	TCAN4x5x_Reg.h, 159
REG_BITS_MCAN_TXBCR_CR21	REG_BITS_MCAN_TXBTIE_TIE2
TCAN4x5x_Reg.h, 158	TCAN4x5x_Reg.h, 160
REG_BITS_MCAN_TXBCR_CR22	REG_BITS_MCAN_TXBTIE_TIE20
TCAN4x5x_Reg.h, 158	TCAN4x5x_Reg.h, 160
REG_BITS_MCAN_TXBCR_CR23	REG_BITS_MCAN_TXBTIE_TIE21
TCAN4x5x_Reg.h, 158	TCAN4x5x_Reg.h, 160
REG_BITS_MCAN_TXBCR_CR24	REG_BITS_MCAN_TXBTIE_TIE22
TCAN4x5x_Reg.h, 158	TCAN4x5x_Reg.h, 160
REG_BITS_MCAN_TXBCR_CR25	_ 0 .
	REG_BITS_MCAN_TXBTIE_TIE23
TCAN4x5x_Reg.h, 159	TCAN4x5x_Reg.h, 160
REG_BITS_MCAN_TXBCR_CR26	REG_BITS_MCAN_TXBTIE_TIE24
TCAN4x5x_Reg.h, 159	TCAN4x5x_Reg.h, 160
REG_BITS_MCAN_TXBCR_CR27	REG_BITS_MCAN_TXBTIE_TIE25
TCAN4x5x_Reg.h, 159	TCAN4x5x_Reg.h, 160
REG_BITS_MCAN_TXBCR_CR28	REG_BITS_MCAN_TXBTIE_TIE26
TCAN4x5x_Reg.h, 159	TCAN4x5x_Reg.h, 160
REG_BITS_MCAN_TXBCR_CR29	REG_BITS_MCAN_TXBTIE_TIE27
TCAN4x5x_Reg.h, 159	TCAN4x5x_Reg.h, 160
REG_BITS_MCAN_TXBCR_CR3	REG_BITS_MCAN_TXBTIE_TIE28
TCAN4x5x_Reg.h, 159	TCAN4x5x_Reg.h, 160
<u> </u>	<u> </u>
REG_BITS_MCAN_TXBCR_CR30	REG_BITS_MCAN_TXBTIE_TIE29
TCAN4x5x_Reg.h, 159	TCAN4x5x_Reg.h, 160
REG_BITS_MCAN_TXBCR_CR31	REG_BITS_MCAN_TXBTIE_TIE3
TCAN4x5x_Reg.h, 159	TCAN4x5x_Reg.h, 160
REG_BITS_MCAN_TXBCR_CR4	REG_BITS_MCAN_TXBTIE_TIE30
TCAN4x5x_Reg.h, 159	TCAN4x5x_Reg.h, 160
REG_BITS_MCAN_TXBCR_CR5	REG_BITS_MCAN_TXBTIE_TIE31
TCAN4x5x_Reg.h, 159	TCAN4x5x_Reg.h, 160
REG_BITS_MCAN_TXBCR_CR6	REG_BITS_MCAN_TXBTIE_TIE4
TCAN4x5x_Reg.h, 159	TCAN4x5x_Reg.h, 160
REG_BITS_MCAN_TXBCR_CR7	REG_BITS_MCAN_TXBTIE_TIE5
TCAN4x5x_Reg.h, 159	TCAN4x5x_Reg.h, 160
REG_BITS_MCAN_TXBCR_CR8	REG_BITS_MCAN_TXBTIE_TIE6
TCAN4x5x_Reg.h, 159	TCAN4x5x_Reg.h, 160
<u> </u>	<u> </u>
REG_BITS_MCAN_TXBCR_CR9	REG_BITS_MCAN_TXBTIE_TIE7
TCAN4x5x_Reg.h, 159	TCAN4x5x_Reg.h, 160
REG_BITS_MCAN_TXBTIE_TIE0	REG_BITS_MCAN_TXBTIE_TIE8
TCAN4x5x_Reg.h, 159	TCAN4x5x_Reg.h, 160
REG_BITS_MCAN_TXBTIE_TIE1	REG_BITS_MCAN_TXBTIE_TIE9
TCAN4x5x_Reg.h, 159	TCAN4x5x_Reg.h, 160
REG_BITS_MCAN_TXBTIE_TIE10	REG_BITS_MCAN_TXESC_TBDS_12
TCAN4x5x_Reg.h, 159	TCAN4x5x_Reg.h, 160
REG_BITS_MCAN_TXBTIE_TIE11	REG_BITS_MCAN_TXESC_TBDS_16
TCAN4x5x_Reg.h, 159	TCAN4x5x_Reg.h, 160
REG_BITS_MCAN_TXBTIE_TIE12	REG_BITS_MCAN_TXESC_TBDS_20
TCAN4x5x_Reg.h, 159	TCAN4x5x_Reg.h, 160
REG_BITS_MCAN_TXBTIE_TIE13	REG_BITS_MCAN_TXESC_TBDS_24
TCAN4x5x_Reg.h, 159	TCAN4x5x_Reg.h, 160

ALPHI TECHNOLOGY CORP. Page 198 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

REG_BITS_MCAN_TXESC_TBDS_32	REG_MCAN_RXF0A
TCAN4x5x_Reg.h, 160	TCAN4x5x_Reg.h, 162
REG_BITS_MCAN_TXESC_TBDS_48	REG_MCAN_RXF0C
TCAN4x5x_Reg.h, 160	TCAN4x5x_Reg.h, 162
REG_BITS_MCAN_TXESC_TBDS_64	REG_MCAN_RXF0S
TCAN4x5x_Reg.h, 161	TCAN4x5x_Reg.h, 162
REG_BITS_MCAN_TXESC_TBDS_8	REG_MCAN_RXF1A
TCAN4x5x_Reg.h, 161	TCAN4x5x_Reg.h, 162
REG_DEV_CONFIG	REG_MCAN_RXF1C
TCAN4x5x_Reg.h, 161	TCAN4x5x_Reg.h, 162
REG_DEV_IE	REG_MCAN_RXF1S
TCAN4x5x_Reg.h, 161	TCAN4x5x_Reg.h, 162
REG_DEV_IR	REG_MCAN_SIDFC
TCAN4x5x_Reg.h, 161	TCAN4x5x_Reg.h, 162
REG_DEV_MODES_AND_PINS	REG_MCAN_TDCR
TCAN4x5x_Reg.h, 161	TCAN4x5x_Reg.h, 162
REG_DEV_TEST_REGISTERS	REG_MCAN_TEST
TCAN4x5x_Reg.h, 161	TCAN4x5x_Reg.h, 162
REG_DEV_TIMESTAMP_PRESCALER	REG_MCAN_TOCC
TCAN4x5x_Reg.h, 161	TCAN4x5x_Reg.h, 162
REG_MCAN	REG_MCAN_TOCV
TCAN4x5x_Reg.h, 161	TCAN4x5x_Reg.h, 162
REG_MCAN_CCCR	REG_MCAN_TSCC
TCAN4x5x_Reg.h, 161	TCAN4x5x_Reg.h, 162
REG_MCAN_CREL	REG_MCAN_TSCV
TCAN4x5x_Reg.h, 161	TCAN4x5x_Reg.h, 162
REG_MCAN_CUST	REG_MCAN_TXBAR
TCAN4x5x_Reg.h, 161	TCAN4x5x_Reg.h, 162
REG_MCAN_DBTP	REG_MCAN_TXBC
TCAN4x5x_Reg.h, 161	TCAN4x5x_Reg.h, 162
REG_MCAN_ECR	REG_MCAN_TXBCF
TCAN4x5x_Reg.h, 161	TCAN4x5x_Reg.h, 162
_	REG_MCAN_TXBCIE
REG_MCAN_ENDN TCANASSy Pog b 161	TCAN4x5x_Reg.h, 162
TCAN4x5x_Reg.h, 161	_
REG_MCAN_GFC	REG_MCAN_TXBCR
TCAN4x5x_Reg.h, 161	TCAN4x5x_Reg.h, 162
REG_MCAN_HPMS	REG_MCAN_TXBRP
TCAN4x5x_Reg.h, 161	TCAN4x5x_Reg.h, 162
REG_MCAN_IE	REG_MCAN_TXBTIE
TCAN4x5x_Reg.h, 161	TCAN4x5x_Reg.h, 162
REG_MCAN_ILE	REG_MCAN_TXBTO
TCAN4x5x_Reg.h, 161	TCAN4x5x_Reg.h, 162
REG_MCAN_ILS	REG_MCAN_TXEFA
TCAN4x5x_Reg.h, 161	TCAN4x5x_Reg.h, 162
REG_MCAN_IR	REG_MCAN_TXEFC
TCAN4x5x_Reg.h, 161	TCAN4x5x_Reg.h, 162
REG_MCAN_NBTP	REG_MCAN_TXEFS
TCAN4x5x_Reg.h, 161	TCAN4x5x_Reg.h, 162
REG_MCAN_NDAT1	REG_MCAN_TXESC
TCAN4x5x_Reg.h, 161	TCAN4x5x_Reg.h, 163
REG_MCAN_NDAT2	REG_MCAN_TXFQS
TCAN4x5x_Reg.h, 161	TCAN4x5x_Reg.h, 163
REG_MCAN_PSR	REG_MCAN_XIDAM
TCAN4x5x_Reg.h, 161	TCAN4x5x_Reg.h, 163
REG_MCAN_RWD	REG_MCAN_XIDFC
TCAN4x5x_Reg.h, 161	TCAN4x5x_Reg.h, 163
REG_MCAN_RXBC	REG_MRAM
TCAN4x5x_Reg.h, 162	TCAN4x5x_Reg.h, 163
REG_MCAN_RXESC	REG_SPI_CONFIG
TCAN4x5x_Reg.h, 162	TCAN4x5x_Reg.h, 163

ALPHI TECHNOLOGY CORP. Page 199 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

REG_SPI_DEVICE_ID0	RF0WE
TCAN4x5x_Reg.h, 163	TCAN4x5x_MCAN_Interrupt_Enable, 78
REG_SPI_DEVICE_ID1	RF1F
TCAN4x5x_Reg.h, 163	TCAN4x5x_MCAN_Interrupts, 84
REG_SPI_ERROR_STATUS_MASK	RF1FE
TCAN4x5x_Reg.h, 163	TCAN4x5x_MCAN_Interrupt_Enable, 78
REG_SPI_REVISION	RF1L
TCAN4x5x_Reg.h, 163	TCAN4x5x_MCAN_Interrupts, 84
REG_SPI_STATUS	RF1LE
TCAN4x5x_Reg.h, 163	TCAN4x5x_MCAN_Interrupt_Enable, 78
reserved	RF1N
TCAN4x5x_MCAN_CCCR_Config, 69	TCAN4x5x_MCAN_Interrupts, 85
TCAN4x5x_MCAN_Interrupt_Enable, 78	RF1NE
TCAN4x5x_MCAN_Interrupts, 84	
	TCAN4x5x_MCAN_Interrupt_Enable, 79
TCAN4x5x_MCAN_RX_Header, 92	RF1W
TCAN4x5x_MCAN_SID_Filter, 94	TCAN4x5x_MCAN_Interrupts, 85
TCAN4x5x_MCAN_TX_Header, 97	RF1WE
TCAN4x5x_MCAN_XID_Filter, 99	TCAN4x5x_MCAN_Interrupt_Enable, 79
RESERVED	rstPio
TCAN4x5x_Device_Interrupts, 65	TcanInterface, 105
RESERVED1	RTR
TCAN4x5x_Device_Interrupt_Enable, 59	TCAN4x5x_MCAN_RX_Header, 92
reserved2	TCAN4x5x_MCAN_TX_Header, 97
TCAN4x5x_MCAN_CCCR_Config, 69	rx_ioctl
RESERVED2	AlteraDma, 17
TCAN4x5x_Device_Interrupt_Enable, 59	Rx0ElementSize
TCAN4x5x_Device_Interrupts, 65	TCAN4x5x_MRAM_Config, 101
reserved3	Rx0NumElements
TCAN4x5x_MCAN_CCCR_Config, 69	TCAN4x5x_MRAM_Config, 101
RESERVED3	Rx1ElementSize
TCAN4x5x_Device_Interrupt_Enable, 59	TCAN4x5x_MRAM_Config, 101
TCAN4x5x_Device_Interrupts, 65	Rx1NumElements
RESERVED4	TCAN4x5x_MRAM_Config, 101
TCAN4x5x_Device_Interrupt_Enable, 59	RxBufElementSize
reset	TCAN4x5x_MRAM_Config, 101
AlphiBoard, 14	RxBufNumElements
AlteraDma, 17	TCAN4x5x_MRAM_Config, 101
ParallelInput, 31	rxData_index
PcieCra, 34	AlteraSpi, 20
PCIeMini_CAN_FD, 39	RXFIFO0
TCAN4550, 54	TCAN4550.h, 129
TcanInterface, 104	RXFIFO1
resetIrq	TCAN4550.h, 129
ParallelInput, 31	RXTS
resetStatus	
	TCAN4x5x_MCAN_RX_Header, 92 selectSlave
AlteraSpi, 19	
RF0F	AlteraSpi, 19
TCAN4x5x_MCAN_Interrupts, 84	send
RF0FE	AlteraDma, 17
TCAN4x5x_MCAN_Interrupt_Enable, 78	sendSpiCommand
RF0L	AlteraSpi, 19
TCAN4x5x_MCAN_Interrupts, 84	setControl
RF0LE	AlteraSpi, 20
TCAN4x5x_MCAN_Interrupt_Enable, 78	setIrqDisable
RF0N	ParallelInput, 31
TCAN4x5x_MCAN_Interrupts, 84	setIrqEnable
RF0NE	ParallelInput, 31
TCAN4x5x_MCAN_Interrupt_Enable, 78	setIrqEnableMask
RF0W	PcieCra, 34
TCAN4x5x_MCAN_Interrupts, 84	setTrEntry

ALPHI TECHNOLOGY CORP. Page 200 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

PcieCra, 34	Device_ConfigureInterruptEnable, 44
setTxData	Device_DisableTestMode, 45
AlteraSpi, 20	Device_EnableTestMode, 45
setTxsAvlAddress	Device_ReadDeviceIdent, 45
PcieCra, 35	Device_ReadDeviceVersion, 45
setVerbose	Device_ReadInterruptEnable, 45
AlphiBoard, 14	Device_ReadInterrupts, 46
SFEC	Device_ReadMode, 46
TCAN4x5x_MCAN_SID_Filter, 94	Device_ReadTestMode, 46
SFID1	Device_SetMode, 46
TCAN4x5x_MCAN_SID_Filter, 95	disableIrq, 46
SFID2	enableIrq, 46
TCAN4x5x_MCAN_SID_Filter, 95	MCAN_ClearInterrupts, 46
SFT	MCAN_ClearInterruptsAll, 47
TCAN4x5x_MCAN_SID_Filter, 95	MCAN_ConfigureCCCRRegister, 47
SIDNumElements	MCAN_ConfigureDataTiming_Raw, 47
TCAN4x5x_MRAM_Config, 101	MCAN_ConfigureDataTiming_Simple, 48
slave	MCAN_ConfigureInterruptEnable, 48
TcanInterface, 105	MCAN_ConfigureNominalTiming_Raw, 48
slaveNbr	MCAN_ConfigureNominalTiming_Simple,
	49
TCAN4550, 55	
slaveSelect_index	MCAN_DisableProtectedRegisters, 49
AlteraSpi, 20	MCAN_DLCtoBytes, 49
SMS	MCAN_EnableProtectedRegisters, 49
TCAN4x5x_Device_Interrupts, 65	MCAN_ReadCCCRRegister, 50
SMSEN	MCAN_ReadDataTimingFD_Raw, 50
TCAN4x5x_Device_Interrupt_Enable, 59	MCAN_ReadDataTimingFD_Simple, 50
space	MCAN_ReadInterruptEnable, 50
AlteraDma, 17	MCAN_ReadInterrupts, 50
SPIERR	MCAN_ReadNextFIFO, 51
TCAN4x5x_Device_Interrupts, 65	MCAN_ReadNominalTiming_Raw, 51
src_offset	MCAN_ReadNominalTiming_Simple, 51
TransferDesc, 107	MCAN_ReadRXBuffer, 51
status	MCAN_TransmitBufferContents, 52
TCAN4550, 55	MCAN_TXRXESC_DataByteValue, 52
status_Index	MCAN_WriteSIDFilter, 52
AlteraSpi, 20	MCAN_WriteTXBuffer, 53
status_ROE_mask	MCAN_WriteXIDFilter, 53
AlteraSpi, 20	MRAM_Clear, 53
status_RRDY_mask	MRAM_Configure, 53
AlteraSpi, 20	msgBufferIn, 55
status_TMT_mask	msgBufferOut, 55
AlteraSpi, 20	msgLength, 55
status_TOE_mask	reset, 54
AlteraSpi, 20	slaveNbr, 55
status_TRDY_mask	status, 55
AlteraSpi, 20	TCAN4550, 44
statusToString	WDT_Configure, 54
AlteraDma, 17	WDT_Disable, 54
SWERR	WDT_Enable, 54
TCAN4x5x_Device_Interrupts, 65	WDT_Read, 54
sysid	WDT_Reset, 54
AlphiBoard, 15	TCAN4550.cpp, 167
TC	TCAN4550.h
TCAN4x5x_MCAN_Interrupts, 85	RXFIFO0, 129
TCAN4550, 41	RXFIFO1, 129
BUFF_LEN, 55	TCAN4x5x_Device_Mode_Enum, 129
	TCAN4x5x_Device_wode_Enum, 129 TCAN4x5x_DEVICE_MODE_NORMAL,
can, 55 Device_ClearInterrupts, 44	129
Device_ClearInterruptsAll, 44	TCAN4x5x_DEVICE_MODE_SLEEP, 129

ALPHI TECHNOLOGY CORP. Page 201 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

TCAN4x5x_DEVICE_MODE_STANDBY,	TCAN4x5x_XID_EFEC_STORERXBUFO
129	RDEBUG, 134
TCAN4x5x_DEVICE_TEST_MODE_CON	TCAN4x5x_XID_EFEC_Values, 134
TROLLER, 129	TCAN4x5x_XID_EFT_CLASSIC, 135
TCAN4x5x_Device_Test_Mode_Enum,	TCAN4x5x_XID_EFT_DUALID, 135
129	TCAN4x5x_XID_EFT_RANGE, 135
TCAN4x5x_DEVICE_TEST_MODE_NOR	TCAN4x5x_XID_EFT_RANGENOMASK,
MAL, 129	135
TCAN4x5x_DEVICE_TEST_MODE_PHY	TCAN4x5x_XID_EFT_Values, 134
, 129	TCAN4x5x_Device_Interrupt_Enable, 56
TCAN4x5x_DEVICE_VERIFY_CONFIGU	CANBUSBATEN, 58
RATION_WRITES, 128	CANBUSGNDEN, 58
TCAN4x5x_MCAN_FIFO_Enum, 129	CANBUSNORMEN, 58
TCAN4x5x_MCAN_VERIFY_CONFIGUR	CANBUSOPENEN, 58
ATION_WRITES, 129	CANBUSTERMOPENEN, 58
TCAN4x5x_WDT_3S, 129	CANDOMEN, 58
TCAN4x5x_WDT_600MS, 129	CANHBATEN, 58
TCAN4x5x_WDT_60MS, 129	CANHCANLEN, 58
TCAN4x5x_WDT_6S, 130	CANINTEN, 58
TCAN4x5x_WDT_Timer_Enum, 129 TCAN4x5x_Data_Structs.h	CANTOEN, 58
MRAM_12_Byte_Data, 133	CANTOEN, 58 ECCERREN, 59
MRAM_12_Byte_Data, 133 MRAM_16_Byte_Data, 133	FRAME_OVFEN, 59
MRAM_10_Byte_Data, 133 MRAM_20_Byte_Data, 133	LWUEN, 59
MRAM_24_Byte_Data, 133	PWRONEN, 59
MRAM_32_Byte_Data, 133	RESERVED1, 59
MRAM_48_Byte_Data, 133	RESERVED2, 59
MRAM_64_Byte_Data, 133	RESERVED3, 59
MRAM_8_Byte_Data, 133	RESERVED4, 59
TCAN4x5x_MRAM_Element_Data_Size,	SMSEN, 59
133	TSDEN, 59
TCAN4x5x_SID_SFEC_DISABLED, 133	UVIOEN, 59
TCAN4x5x_SID_SFEC_PRIORITY, 133	UVSUPEN, 59
TCAN4x5x_SID_SFEC_PRIORITYSTOR	WDTOEN, 60
ERX0, 133	WKERREN, 60
TCAN4x5x_SID_SFEC_PRIORITYSTOR	word, 60
ERX1, 133	TCAN4x5x_Device_Interrupts, 61
TCAN4x5x_SID_SFEC_REJECTMATCH,	CANBUSBAT, 63
133	CANBUSGND, 63
TCAN4x5x_SID_SFEC_STORERX0, 133	CANBUSNORM, 63
TCAN4x5x_SID_SFEC_STORERX1, 133	CANBUSOPEN, 63
TCAN4x5x_SID_SFEC_STORERXBUFO	CANBUSTERMOPEN, 63
RDEBUG, 134	CANDOM, 63
TCAN4x5x_SID_SFEC_Values, 133	CANHRAT, 64
TCAN4x5x_SID_SFT_CLASSIC, 134 TCAN4x5x_SID_SFT_DISABLED, 134	CANHCANI 64
TCAN4x5x_SID_SFT_DISABLED, 134 TCAN4x5x_SID_SFT_DUALID, 134	CANHCANL, 64 CANINT, 64
TCAN4x5x_SID_SFT_BOALID, 134 TCAN4x5x_SID_SFT_RANGE, 134	CANINT, 64 CANLGND, 64
TCAN4x5x_SID_SFT_Values, 134	CANTO, 64
TCAN4x5x_SID_EFEC_DISABLED, 134	CBF, 64
TCAN4x5x_XID_EFEC_PRIORITY, 134	ECCERR, 64
TCAN4x5x_XID_EFEC_PRIORITYSTOR	FRAME_OVF, 64
ERX0, 134	GLOBALERR, 64
TCAN4x5x_XID_EFEC_PRIORITYSTOR	LWU, 64
ERX1, 134	M_CAN_INT, 64
TCAN4x5x_XID_EFEC_REJECTMATCH,	PWRON, 65
134	RESERVED, 65
TCAN4x5x_XID_EFEC_STORERX0, 134	RESERVED2, 65
TCAN4x5x_XID_EFEC_STORERX1, 134	RESERVED3, 65
	SMS, 65

SPIERR, 65	TCAN4x5x_MCAN_Interrupt_Enable, 75
SWERR, 65	ARAE, 77
TSD, 65	BECE, 77
UVIO, 65	BEUE, 77
UVSUP, 65	BOE, 77
VTWD, 65	DRXE, 77
WDTO, 66	ELOE, 77
WKERR, 66	EPE, 77
WKRQ, 66	EHE, 77 EWE, 78
word, 66	HPME, 78
TCAN4x5x_Device_Mode_Enum	MRAFE, 78
TCAN4550.h, 129	PEAE, 78
TCAN4x5x_DEVICE_MODE_NORMAL	PEDE, 78
TCAN4550.h, 129	reserved, 78
TCAN4x5x_DEVICE_MODE_SLEEP	RF0FE, 78
TCAN4550.h, 129	RF0LE, 78
TCAN4x5x_DEVICE_MODE_STANDBY	RF0NE, 78
TCAN4550.h, 129	RF0WE, 78
TCAN4x5x_DEVICE_TEST_MODE_CONT	RF1FE, 78
ROLLER	RF1LE, 78
TCAN4550.h, 129	RF1NE, 79
TCAN4x5x_Device_Test_Mode_Enum	RF1WE, 79
TCAN4550.h, 129	TCE, 79
TCAN4x5x_DEVICE_TEST_MODE_NORM	TCFE, 79
AL	TEFFE, 79
TCAN4550.h, 129	TEFLE, 79
TCAN4x5x_DEVICE_TEST_MODE_PHY	TEFNE, 79
TCAN4550.h, 129	TEFWE, 79
TCAN4x5x_DEVICE_VERIFY_CONFIGUR	TFEE, 79
ATION_WRITES	TOOE, 79
TCAN4550.h, 128	TSWE, 79
TCAN4x5x_MCAN_CCCR_Config, 67	WDIE, 79
ASM, 68	word, 80
BRSE, 68	TCAN4x5x_MCAN_Interrupts, 81
CSR, 68	ARA, 83
DAR, 68	BEC, 83
EFBI, 68	BEU, 83
FDOE, 69	BO, 83
MON, 69	DRX, 83
NISO, 69	ELO, 83
PXHD, 69	EP, 83
reserved, 69	EW, 84
reserved2, 69	HPM, 84
reserved3, 69	MRAF, 84
TEST, 69	PEA, 84
TXP, 69	PED, 84
word, 69	reserved, 84
TCAN4x5x_MCAN_Data_Timing_Raw, 71	RF0F, 84
DataBitRatePrescaler, 71	RF0L, 84
DataSyncJumpWidth, 72	RF0N, 84
DataTimeSeg1andProp, 72	RF0W, 84
DataTimeSeg2, 72	RF1F, 84
TDCFilter, 72	RF1L, 84
TDCOffset, 72	RF1N, 85
TCAN4x5x_MCAN_Data_Timing_Simple, 73	RF1W, 85
DataBitRatePrescaler, 73	TC, 85
DataTqAfterSamplePoint, 73	TCF, 85
DataTqBeforeSamplePoint, 73	TEFF, 85
TCAN4x5x_MCAN_FIFO_Enum	TEFL, 85
TCAN4550.h, 129	TEFN, 85
ALDIH TECHNOLOGY CODD	D 202

ALPHI TECHNOLOGY CORP. Page 203 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

TEFW, 85	Rx1NumElements, 101
TFE, 85	RxBufElementSize, 101
TOO, 85	RxBufNumElements, 101
TSW, 85	SIDNumElements, 101
WDI, 85	TxBufferElementSize, 101
word, 86	TxBufferNumElements, 102
TCAN4x5x_MCAN_Nominal_Timing_Raw,	TxEventFIFONumElements, 102
87	XIDNumElements, 102
NominalBitRatePrescaler, 87	TCAN4x5x_MRAM_Element_Data_Size
NominalSyncJumpWidth, 87	TCAN4x5x_Data_Structs.h, 133
NominalTimeSeg1andProp, 88	TCAN4x5x_Bata_Structs.ii, 155
Nominal TimeSeg1 and 10p, 66 Nominal TimeSeg2, 88	MCAN_DLC_0B, 145
TCAN4x5x_MCAN_Nominal_Timing_Simpl	MCAN_DLC_12B, 145
e, 89	MCAN_DLC_16B, 145 MCAN_DLC_16B, 145
NominalBitRatePrescaler, 89	MCAN_DLC_10B, 145 MCAN_DLC_1B, 145
NominalTqAfterSamplePoint, 89	MCAN_DLC_20B, 145
NominalTqBeforeSamplePoint, 89	MCAN_DLC_24B, 145
TCAN4x5x_MCAN_RX_Header, 91	MCAN_DLC_2B, 145
ANMF, 92	MCAN_DLC_32B, 145
BRS, 92	MCAN_DLC_3B, 145
DLCode, 92	MCAN_DLC_48B, 145
ESI, 92	MCAN_DLC_4B, 145
FDF, 92	MCAN_DLC_5B, 145
FIDX, 92	MCAN_DLC_64B, 145
ID, 92	MCAN_DLC_6B, 145
reserved, 92	MCAN_DLC_7B, 145
RTR, 92	MCAN_DLC_8B, 145
RXTS, 92	MRAM_SIZE, 145
XTD, 92	REG_BITS_DEVICE_IE_CANBUSBAT,
TCAN4x5x_MCAN_SID_Filter, 94	145
reserved, 94	REG_BITS_DEVICE_IE_CANBUSGND,
SFEC, 94	145
SFID1, 95	REG_BITS_DEVICE_IE_CANBUSNOM,
SFID2, 95	145
SFT, 95	REG_BITS_DEVICE_IE_CANBUSOPEN,
word, 95	145
TCAN4x5x_MCAN_TX_Header, 96	REG_BITS_DEVICE_IE_CANBUSTERM
BRS, 96	OPEN, 145
DLCode, 97	REG_BITS_DEVICE_IE_CANDOM, 145
EFC, 97	REG_BITS_DEVICE_IE_CANHBAT, 145
ESI, 97	REG_BITS_DEVICE_IE_CANHCANL,
FDF, 97	145
ID, 97	REG_BITS_DEVICE_IE_CANINT, 146
MM, 97	REG_BITS_DEVICE_IE_CANLGND, 146
reserved, 97	REG_BITS_DEVICE_IE_CANSLNT, 146
RTR, 97	REG_BITS_DEVICE_IE_ECCERR, 146
XTD, 97	REG_BITS_DEVICE_IE_FRAME_OVF,
TCAN4x5x_MCAN_VERIFY_CONFIGURA	146
TION_WRITES	REG_BITS_DEVICE_IE_LWU, 146
TCAN4550.h, 129	REG_BITS_DEVICE_IE_LWG, 140 REG_BITS_DEVICE_IE_MASK, 146
TCAN4x5x_MCAN_XID_Filter, 98	REG_BITS_DEVICE_IE_PWRON, 146
EFEC, 98	REG_BITS_DEVICE_IE_TSD, 146
EFID1, 98	REG_BITS_DEVICE_IE_UVCCOUT, 146
EFID2, 98	REG_BITS_DEVICE_IE_UVIO, 146
EFT, 98	REG_BITS_DEVICE_IE_UVSUP, 146
reserved, 99	REG_BITS_DEVICE_IE_WDTO, 146
TCAN4x5x_MRAM_Config, 100	REG_BITS_DEVICE_IE_WKERR, 146
Rx0ElementSize, 101	REG_BITS_DEVICE_IR_CANBUSBAT,
Rx0NumElements, 101	146
Rx1ElementSize, 101	

ALPHI TECHNOLOGY CORP. Page 204 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

- REG_BITS_DEVICE_IR_CANBUSFAUL T, 146
- REG_BITS_DEVICE_IR_CANBUSGND, 146
- REG_BITS_DEVICE_IR_CANBUSNOM, 146
- REG_BITS_DEVICE_IR_CANBUSOPEN, 146
- REG_BITS_DEVICE_IR_CANBUSTERM OPEN, 146
- REG_BITS_DEVICE_IR_CANDOM, 146
- REG_BITS_DEVICE_IR_CANERR, 146
- REG_BITS_DEVICE_IR_CANHBAT, 146 REG BITS DEVICE IR CANHCANL,
- REG BITS DEVICE IR CANINT, 146

146

- REG_BITS_DEVICE_IR_CANLGND, 146
- REG_BITS_DEVICE_IR_CANSLNT, 147
- REG_BITS_DEVICE_IR_ECCERR, 147
- REG_BITS_DEVICE_IR_FRAME_OVF, 147
- REG_BITS_DEVICE_IR_GLOBALERR,
- REG_BITS_DEVICE_IR_LWU, 147
- REG_BITS_DEVICE_IR_M_CAN_INT, 147
- REG_BITS_DEVICE_IR_nWKRQ, 147
- REG_BITS_DEVICE_IR_PWRON, 147
- REG_BITS_DEVICE_IR_SPIERR, 147
- REG_BITS_DEVICE_IR_SWERR, 147
- REG_BITS_DEVICE_IR_TSD, 147
- REG BITS DEVICE IR UVIO, 147
- REG_BITS_DEVICE_IR_UVSUP, 147
- REG_BITS_DEVICE_IR_VTWD, 147
- REG_BITS_DEVICE_IR_WDTO, 147 REG_BITS_DEVICE_IR_WKERR, 147
- REG_BITS_DEVICE_MODE_CLKOUT_ DIV1, 147
- REG_BITS_DEVICE_MODE_CLKOUT_ DIV2, 147
- REG_BITS_DEVICE_MODE_CLKOUT_ MASK, 147
- REG_BITS_DEVICE_MODE_DEVICE_R ESET, 147
- REG_BITS_DEVICE_MODE_DEVICEM ODE_MASK, 147
- REG_BITS_DEVICE_MODE_DEVICEM ODE_NORMAL, 147
- REG_BITS_DEVICE_MODE_DEVICEM ODE_SLEEP, 147
- REG_BITS_DEVICE_MODE_DEVICEM ODE_STANDBY, 147
- REG_BITS_DEVICE_MODE_FAIL_SAFE DIS, 147
- REG_BITS_DEVICE_MODE_FAIL_SAFE EN, 147
- REG_BITS_DEVICE_MODE_FAIL_SAFE MASK, 148
- REG_BITS_DEVICE_MODE_GPO1_FUN C_MASK, 148

- REG_BITS_DEVICE_MODE_GPO1_FUN C MCAN INT1, 148
- REG_BITS_DEVICE_MODE_GPO1_FUN C_SPI_INT, 148
- REG_BITS_DEVICE_MODE_GPO1_FUN C_UVLO_THERM, 148
- REG_BITS_DEVICE_MODE_GPO1_MO DE_CLKOUT, 148
- REG_BITS_DEVICE_MODE_GPO1_MO DE GPI, 148
- REG_BITS_DEVICE_MODE_GPO1_MO DE GPO, 148
- REG_BITS_DEVICE_MODE_GPO1_MO DE MASK. 148
- REG_BITS_DEVICE_MODE_GPO2_CAN _FAULT, 148
- REG_BITS_DEVICE_MODE_GPO2_MAS K, 148
- REG_BITS_DEVICE_MODE_GPO2_MC AN INTO, 148
- REG_BITS_DEVICE_MODE_GPO2_NIN
 T. 148
- REG_BITS_DEVICE_MODE_GPO2_WD T, 148
- REG_BITS_DEVICE_MODE_INH_DIS, 148
- REG_BITS_DEVICE_MODE_INH_EN, 148
- REG_BITS_DEVICE_MODE_INH_MASK , 148
- REG_BITS_DEVICE_MODE_NWKRQ_C ONFIG_INH, 148
- REG_BITS_DEVICE_MODE_NWKRQ_C ONFIG MASK, 148
- REG_BITS_DEVICE_MODE_NWKRQ_C ONFIG_WKRQ, 148
- REG_BITS_DEVICE_MODE_NWKRQ_V OLT_INTERNAL, 148
- REG_BITS_DEVICE_MODE_NWKRQ_V OLT_MASK, 148
- REG_BITS_DEVICE_MODE_NWKRQ_V OLT_VIO, 148
- REG_BITS_DEVICE_MODE_SWE_DIS, 148
- REG_BITS_DEVICE_MODE_SWE_EN, 148
- REG_BITS_DEVICE_MODE_SWE_MAS K, 148
- REG_BITS_DEVICE_MODE_TESTMOD E CONTROLLER, 149
- REG_BITS_DEVICE_MODE_TESTMOD E DIS. 149
- REG_BITS_DEVICE_MODE_TESTMOD E EN, 149
- REG_BITS_DEVICE_MODE_TESTMOD E ENMASK, 149
- REG_BITS_DEVICE_MODE_TESTMOD E MASK, 149
- REG_BITS_DEVICE_MODE_TESTMOD E_PHY, 149

```
REG_BITS_DEVICE_MODE_WAKE_PIN
                                        REG_BITS_MCAN_CCCR_RESERVED_
  BOTHEDGES, 149
                                          MASK, 150
REG_BITS_DEVICE_MODE_WAKE_PIN
                                        REG_BITS_MCAN_CCCR_TEST, 150
  _DIS, 149
                                        REG_BITS_MCAN_CCCR_TXP, 150
REG_BITS_DEVICE_MODE_WAKE_PIN
                                        REG_BITS_MCAN_DBTP_TDC_EN, 150
  FALLING, 149
                                        REG_BITS_MCAN_GFC_ANFE_FIFO0,
REG_BITS_DEVICE_MODE_WAKE_PIN
                                          150
  MASK, 149
                                        REG_BITS_MCAN_GFC_ANFE_FIFO1,
REG_BITS_DEVICE_MODE_WAKE_PIN
                                          150
  RISING, 149
                                        REG_BITS_MCAN_GFC_ANFS_FIFO0,
REG BITS DEVICE MODE WD CLK 2
                                          150
                                        REG BITS MCAN GFC ANFS FIFO1,
 0MHZ, 149
REG_BITS_DEVICE_MODE_WD_CLK_4
                                          150
                                        REG BITS MCAN GFC RRFE, 150
 0MHZ, 149
REG BITS DEVICE MODE WD CLK
                                        REG BITS MCAN GFC RRFS, 150
 MASK, 149
                                        REG_BITS_MCAN_IE_ARAE, 150
REG_BITS_DEVICE_MODE_WD_TIME
                                        REG_BITS_MCAN_IE_ARAL, 150
 R_3S, 149
                                        REG_BITS_MCAN_IE_BECE, 151
                                        REG_BITS_MCAN_IE_BECL, 151
REG_BITS_DEVICE_MODE_WD_TIME
                                        REG_BITS_MCAN_IE_BEUE, 151
 R 600MS, 149
                                        REG_BITS_MCAN_IE_BEUL, 151
REG_BITS_DEVICE_MODE_WD_TIME
                                        REG_BITS_MCAN_IE_BOE, 151
 R_60MS, 149
                                        REG_BITS_MCAN_IE_BOL, 151
REG_BITS_DEVICE_MODE_WD_TIME
 R 6S, 149
                                        REG_BITS_MCAN_IE_DRXE, 151
REG_BITS_DEVICE_MODE_WD_TIME
                                        REG_BITS_MCAN_IE_DRXL, 151
                                        REG_BITS_MCAN_IE_ELOE, 151
 R MASK, 149
                                        REG_BITS_MCAN_IE_ELOL, 151
REG_BITS_DEVICE_MODE_WDT_ACTI
                                        REG_BITS_MCAN_IE_EPE, 151
 ON_INH_PULSE, 149
REG BITS DEVICE MODE WDT ACTI
                                        REG BITS MCAN IE EPL, 151
 ON INT, 149
                                        REG_BITS_MCAN_IE_EWE, 151
REG_BITS_DEVICE_MODE_WDT_ACTI
                                        REG_BITS_MCAN_IE_EWL, 151
 ON MASK, 149
                                        REG BITS MCAN IE HPME, 151
REG_BITS_DEVICE_MODE_WDT_ACTI
                                        REG BITS MCAN IE HPML, 151
 ON WDT PULSE, 149
                                        REG BITS MCAN IE MRAFE, 151
                                        REG BITS MCAN IE MRAFL, 151
REG BITS DEVICE MODE WDT DIS,
 149
                                        REG_BITS_MCAN_IE_PEAE, 151
REG_BITS_DEVICE_MODE_WDT_EN,
                                        REG_BITS_MCAN_IE_PEAL, 151
                                        REG_BITS_MCAN_IE_PEDE, 151
 149
                                        REG_BITS_MCAN_IE_PEDL, 151
REG_BITS_DEVICE_MODE_WDT_MAS
                                        REG_BITS_MCAN_IE_RF0FE, 151
 K, 149
                                        REG_BITS_MCAN_IE_RF0FL, 151
REG_BITS_DEVICE_MODE_WDT_RES
 ET_BIT, 150
                                        REG_BITS_MCAN_IE_RF0LE, 151
REG_BITS_MCAN_CCCR_ASM, 150
                                        REG_BITS_MCAN_IE_RF0LL, 151
REG_BITS_MCAN_CCCR_BRSE, 150
                                        REG_BITS_MCAN_IE_RF0NE, 152
REG_BITS_MCAN_CCCR_CCE, 150
                                        REG_BITS_MCAN_IE_RF0NL, 152
REG_BITS_MCAN_CCCR_CSA, 150
                                        REG_BITS_MCAN_IE_RF0WE, 152
REG_BITS_MCAN_CCCR_CSR, 150
                                        REG_BITS_MCAN_IE_RF0WL, 152
REG_BITS_MCAN_CCCR_DAR_DIS,
                                        REG_BITS_MCAN_IE_RF1FE, 152
 150
                                        REG_BITS_MCAN_IE_RF1FL, 152
REG BITS MCAN CCCR EFBI, 150
                                        REG BITS MCAN IE RF1LE, 152
REG_BITS_MCAN_CCCR_FDOE, 150
                                        REG_BITS_MCAN_IE_RF1LL, 152
REG BITS MCAN CCCR INIT, 150
                                        REG BITS MCAN IE RF1NE, 152
REG BITS MCAN CCCR MON, 150
                                        REG BITS MCAN IE RF1NL, 152
                                        REG BITS MCAN IE RF1WE, 152
REG_BITS_MCAN_CCCR_NISO_BOSC
                                        REG BITS MCAN IE RF1WL, 152
 H, 150
REG_BITS_MCAN_CCCR_NISO_ISO,
                                        REG BITS MCAN IE TCE, 152
                                        REG_BITS_MCAN_IE_TCFE, 152
                                        REG_BITS_MCAN_IE_TCFL, 152
REG_BITS_MCAN_CCCR_PXHD_DIS,
  150
                                        REG_BITS_MCAN_IE_TCL, 152
                                        REG_BITS_MCAN_IE_TEFFE, 152
```

ALPHI TECHNOLOGY CORP.

Page 206

REV 1.0

DEC DITC MCAN IE TEEEL 150	DEC DIEG MGAN DVEGG FODG (AD
REG_BITS_MCAN_IE_TEFFL, 152	REG_BITS_MCAN_RXESC_F0DS_64B,
REG_BITS_MCAN_IE_TEFLE, 152	154
REG_BITS_MCAN_IE_TEFLL, 152	REG_BITS_MCAN_RXESC_F0DS_8B,
REG_BITS_MCAN_IE_TEFNE, 152	154
REG_BITS_MCAN_IE_TEFNL, 152	REG_BITS_MCAN_RXESC_F1DS_12B,
REG_BITS_MCAN_IE_TEFWE, 152	154
REG_BITS_MCAN_IE_TEFWL, 152	REG_BITS_MCAN_RXESC_F1DS_16B,
REG_BITS_MCAN_IE_TFEE, 152	154
REG_BITS_MCAN_IE_TFEL, 152	REG_BITS_MCAN_RXESC_F1DS_20B,
REG_BITS_MCAN_IE_TOOE, 153	154
REG_BITS_MCAN_IE_TOOL, 153	REG_BITS_MCAN_RXESC_F1DS_24B,
REG_BITS_MCAN_IE_TSWE, 153	154
REG_BITS_MCAN_IE_TSWL, 153	REG_BITS_MCAN_RXESC_F1DS_32B,
REG_BITS_MCAN_IE_WDIE, 153	154
REG_BITS_MCAN_IE_WDIL, 153	REG_BITS_MCAN_RXESC_F1DS_48B,
REG_BITS_MCAN_ILE_EINT0, 153	154
REG_BITS_MCAN_ILE_EINT1, 153	REG_BITS_MCAN_RXESC_F1DS_64B,
REG_BITS_MCAN_IR_ARA, 153	155
REG_BITS_MCAN_IR_BEC, 153	REG_BITS_MCAN_RXESC_F1DS_8B,
REG_BITS_MCAN_IR_BEU, 153	155
REG_BITS_MCAN_IR_BO, 153	REG_BITS_MCAN_RXESC_RBDS_12B,
REG_BITS_MCAN_IR_DRX, 153	155
REG_BITS_MCAN_IR_ELO, 153	REG_BITS_MCAN_RXESC_RBDS_16B,
REG_BITS_MCAN_IR_EP, 153	155
REG_BITS_MCAN_IR_EW, 153	REG_BITS_MCAN_RXESC_RBDS_20B,
REG_BITS_MCAN_IR_HPM, 153	155
REG_BITS_MCAN_IR_MRAF, 153	REG_BITS_MCAN_RXESC_RBDS_24B,
REG_BITS_MCAN_IR_PEA, 153	155
REG_BITS_MCAN_IR_PED, 153	REG_BITS_MCAN_RXESC_RBDS_32B,
REG_BITS_MCAN_IR_RF0F, 153	155
REG_BITS_MCAN_IR_RF0L, 153	REG_BITS_MCAN_RXESC_RBDS_48B,
REG_BITS_MCAN_IR_RF0N, 153	155
REG_BITS_MCAN_IR_RF0W, 153	REG_BITS_MCAN_RXESC_RBDS_64B,
REG_BITS_MCAN_IR_RF1F, 153	155
REG_BITS_MCAN_IR_RF1L, 153	REG_BITS_MCAN_RXESC_RBDS_8B,
REG_BITS_MCAN_IR_RF1N, 154	155
REG_BITS_MCAN_IR_RF1W, 154	REG_BITS_MCAN_RXF0C_F0OM_OVE
REG_BITS_MCAN_IR_TC, 154	RWRITE, 155
REG_BITS_MCAN_IR_TCF, 154	REG_BITS_MCAN_TEST_LOOP_BACK,
REG_BITS_MCAN_IR_TEFF, 154	155
REG_BITS_MCAN_IR_TEFL, 154	REG_BITS_MCAN_TEST_RX_DOM, 155
REG_BITS_MCAN_IR_TEFN, 154	REG BITS MCAN TEST RX REC, 155
REG_BITS_MCAN_IR_TEFW, 154	REG BITS MCAN TEST TX DOM, 155
REG_BITS_MCAN_IR_TEF, 154	REG BITS MCAN TEST TX REC, 155
REG_BITS_MCAN_IR_TOO, 154	REG_BITS_MCAN_TEST_TX_SP, 155
REG_BITS_MCAN_IR_TSW, 154	REG_BITS_MCAN_TSCC_COUNTER_A
REG_BITS_MCAN_IR_WDI, 154	LWAYS_0, 155
REG_BITS_MCAN_RXESC_F0DS_12B,	REG_BITS_MCAN_TSCC_COUNTER_E
154	XTERNAL, 155
REG BITS MCAN RXESC FODS 16B,	REG_BITS_MCAN_TSCC_COUNTER_U
154	SE_TCP, 155
REG_BITS_MCAN_RXESC_F0DS_20B,	REG_BITS_MCAN_TSCC_PRESCALER_
154	MASK, 155
REG_BITS_MCAN_RXESC_F0DS_24B,	REG_BITS_MCAN_TXBAR_AR0, 155
154	REG_BITS_MCAN_TXBAR_AR1, 155
REG_BITS_MCAN_RXESC_F0DS_32B,	REG_BITS_MCAN_TXBAR_AR10, 155
154	REG_BITS_MCAN_TXBAR_AR11, 155
REG_BITS_MCAN_RXESC_F0DS_48B,	REG_BITS_MCAN_TXBAR_AR12, 155
154	REG_BITS_MCAN_TXBAR_AR13, 156
	REG_BITS_MCAN_TXBAR_AR14, 156

ALPHI TECHNOLOGY CORP. Page 207 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

REG_BITS_MCAN_TXBAR_AR15, 156	REG_BITS_MCAN_TXBCR_CR10, 158
REG_BITS_MCAN_TXBAR_AR16, 156	REG_BITS_MCAN_TXBCR_CR11, 158
REG_BITS_MCAN_TXBAR_AR17, 156	REG_BITS_MCAN_TXBCR_CR12, 158
REG_BITS_MCAN_TXBAR_AR18, 156	REG_BITS_MCAN_TXBCR_CR13, 158
REG_BITS_MCAN_TXBAR_AR19, 156	REG_BITS_MCAN_TXBCR_CR14, 158
REG_BITS_MCAN_TXBAR_AR2, 156	REG_BITS_MCAN_TXBCR_CR15, 158
REG_BITS_MCAN_TXBAR_AR20, 156	REG_BITS_MCAN_TXBCR_CR16, 158
REG_BITS_MCAN_TXBAR_AR21, 156	REG_BITS_MCAN_TXBCR_CR17, 158
REG_BITS_MCAN_TXBAR_AR22, 156	REG_BITS_MCAN_TXBCR_CR18, 158
REG_BITS_MCAN_TXBAR_AR23, 156	REG_BITS_MCAN_TXBCR_CR19, 158
REG_BITS_MCAN_TXBAR_AR24, 156	REG_BITS_MCAN_TXBCR_CR2, 158
REG_BITS_MCAN_TXBAR_AR25, 156	REG_BITS_MCAN_TXBCR_CR20, 158
REG_BITS_MCAN_TXBAR_AR26, 156	REG_BITS_MCAN_TXBCR_CR21, 158
REG_BITS_MCAN_TXBAR_AR27, 156	REG_BITS_MCAN_TXBCR_CR22, 158
REG_BITS_MCAN_TXBAR_AR28, 156	REG_BITS_MCAN_TXBCR_CR23, 158
REG_BITS_MCAN_TXBAR_AR29, 156	REG_BITS_MCAN_TXBCR_CR24, 158
REG_BITS_MCAN_TXBAR_AR3, 156	REG_BITS_MCAN_TXBCR_CR25, 159
REG_BITS_MCAN_TXBAR_AR30, 156	REG_BITS_MCAN_TXBCR_CR26, 159
REG_BITS_MCAN_TXBAR_AR31, 156	REG_BITS_MCAN_TXBCR_CR27, 159
REG_BITS_MCAN_TXBAR_AR4, 156	REG_BITS_MCAN_TXBCR_CR28, 159
REG_BITS_MCAN_TXBAR_AR5, 156	REG_BITS_MCAN_TXBCR_CR29, 159
REG_BITS_MCAN_TXBAR_AR6, 156	REG_BITS_MCAN_TXBCR_CR3, 159
REG_BITS_MCAN_TXBAR_AR7, 156	REG_BITS_MCAN_TXBCR_CR30, 159
REG_BITS_MCAN_TXBAR_AR8, 156	REG_BITS_MCAN_TXBCR_CR31, 159
REG_BITS_MCAN_TXBAR_AR9, 157	REG_BITS_MCAN_TXBCR_CR4, 159
REG_BITS_MCAN_TXBC_TFQM, 157	REG_BITS_MCAN_TXBCR_CR5, 159
REG_BITS_MCAN_TXBCIE_CFIE0, 157	REG_BITS_MCAN_TXBCR_CR6, 159
REG_BITS_MCAN_TXBCIE_CFIE1, 157	REG_BITS_MCAN_TXBCR_CR7, 159
REG_BITS_MCAN_TXBCIE_CFIE10, 157	REG_BITS_MCAN_TXBCR_CR8, 159
REG_BITS_MCAN_TXBCIE_CFIE11, 157	REG_BITS_MCAN_TXBCR_CR9, 159
REG_BITS_MCAN_TXBCIE_CFIE12, 157	REG_BITS_MCAN_TXBTIE_TIE0, 159
REG_BITS_MCAN_TXBCIE_CFIE13, 157	REG_BITS_MCAN_TXBTIE_TIE1, 159
REG_BITS_MCAN_TXBCIE_CFIE14, 157	REG_BITS_MCAN_TXBTIE_TIE10, 159
REG_BITS_MCAN_TXBCIE_CFIE15, 157	REG_BITS_MCAN_TXBTIE_TIE11, 159
REG_BITS_MCAN_TXBCIE_CFIE16, 157	REG_BITS_MCAN_TXBTIE_TIE12, 159
REG_BITS_MCAN_TXBCIE_CFIE17, 157	REG_BITS_MCAN_TXBTIE_TIE13, 159
REG_BITS_MCAN_TXBCIE_CFIE18, 157	REG_BITS_MCAN_TXBTIE_TIE14, 159
REG_BITS_MCAN_TXBCIE_CFIE19, 157	REG_BITS_MCAN_TXBTIE_TIE15, 159
REG_BITS_MCAN_TXBCIE_CFIE2, 157	REG_BITS_MCAN_TXBTIE_TIE16, 159
REG_BITS_MCAN_TXBCIE_CFIE20, 157	REG_BITS_MCAN_TXBTIE_TIE17, 159
REG_BITS_MCAN_TXBCIE_CFIE21, 157	REG_BITS_MCAN_TXBTIE_TIE18, 159
REG_BITS_MCAN_TXBCIE_CFIE22, 157	REG_BITS_MCAN_TXBTIE_TIE19, 159
REG_BITS_MCAN_TXBCIE_CFIE23, 157 REG_BITS_MCAN_TXBCIE_CFIE23, 157	REG_BITS_MCAN_TXBTIE_TIE19, 160
REG_BITS_MCAN_TXBCIE_CFIE24, 157	REG_BITS_MCAN_TXBTIE_TIE20, 160
REG_BITS_MCAN_TXBCIE_CFIE25, 157	REG_BITS_MCAN_TXBTIE_TIE21, 160
REG_BITS_MCAN_TXBCIE_CFIE26, 157	REG_BITS_MCAN_TXBTIE_TIE22, 160
REG_BITS_MCAN_TXBCIE_CFIE27, 157	REG_BITS_MCAN_TXBTIE_TIE23, 160
REG_BITS_MCAN_TXBCIE_CFIE28, 157	REG_BITS_MCAN_TXBTIE_TIE24, 160
REG_BITS_MCAN_TXBCIE_CFIE29, 157	REG_BITS_MCAN_TXBTIE_TIE25, 160
REG_BITS_MCAN_TXBCIE_CFIE3, 157	REG_BITS_MCAN_TXBTIE_TIE26, 160
REG_BITS_MCAN_TXBCIE_CFIE30, 158	REG_BITS_MCAN_TXBTIE_TIE27, 160
REG_BITS_MCAN_TXBCIE_CFIE31, 158	REG_BITS_MCAN_TXBTIE_TIE28, 160
REG_BITS_MCAN_TXBCIE_CFIE4, 158	REG_BITS_MCAN_TXBTIE_TIE29, 160
REG_BITS_MCAN_TXBCIE_CFIE5, 158	REG_BITS_MCAN_TXBTIE_TIE3, 160
REG_BITS_MCAN_TXBCIE_CFIE6, 158	REG_BITS_MCAN_TXBTIE_TIE30, 160
REG_BITS_MCAN_TXBCIE_CFIE7, 158	REG_BITS_MCAN_TXBTIE_TIE31, 160
REG_BITS_MCAN_TXBCIE_CFIE8, 158	REG_BITS_MCAN_TXBTIE_TIE4, 160
REG_BITS_MCAN_TXBCIE_CFIE9, 158	REG_BITS_MCAN_TXBTIE_TIE5, 160
REG_BITS_MCAN_TXBCR_CR0, 158	REG_BITS_MCAN_TXBTIE_TIE6, 160
REG_BITS_MCAN_TXBCR_CR1, 158	REG_BITS_MCAN_TXBTIE_TIE7, 160
TEO_DITO_MC/M_IMDER_CRI, 150	ILLO_DITO_ITC/III_IADITL_ILL/, 100

REG_BITS_MCAN_TXBTIE_TIE8, 160	REG_MCAN_TXBCIE, 162
REG_BITS_MCAN_TXBTIE_TIE9, 160	REG_MCAN_TXBCR, 162
REG_BITS_MCAN_TXESC_TBDS_12,	REG_MCAN_TXBRP, 162
160	REG_MCAN_TXBTIE, 162
REG_BITS_MCAN_TXESC_TBDS_16,	REG_MCAN_TXBTO, 162
160	REG_MCAN_TXEFA, 162
REG_BITS_MCAN_TXESC_TBDS_20,	REG_MCAN_TXEFC, 162
160	REG MCAN TXEFS, 162
REG_BITS_MCAN_TXESC_TBDS_24,	REG_MCAN_TXESC, 163
160	REG_MCAN_TXFQS, 163
REG_BITS_MCAN_TXESC_TBDS_32,	REG_MCAN_XIDAM, 163
160	REG_MCAN_XIDFC, 163
REG_BITS_MCAN_TXESC_TBDS_48,	REG_MRAM, 163
160	REG_SPI_CONFIG, 163
REG_BITS_MCAN_TXESC_TBDS_64,	REG_SPI_DEVICE_ID0, 163
161	REG_SPI_DEVICE_ID1, 163
REG_BITS_MCAN_TXESC_TBDS_8, 161	REG_SPI_ERROR_STATUS_MASK, 163
REG DEV CONFIG, 161	REG SPI REVISION, 163
REG_DEV_IE, 161	REG SPI STATUS, 163
REG_DEV_IR, 161	TCAN4x5x SID SFEC DISABLED
REG_DEV_MODES_AND_PINS, 161	TCAN4x5x_Data_Structs.h, 133
REG_DEV_TEST_REGISTERS, 161	TCAN4x5x_SID_SFEC_PRIORITY
REG_DEV_TIMESTAMP_PRESCALER,	TCAN4x5x_Data_Structs.h, 133
161	TCAN4x5x_SID_SFEC_PRIORITYSTORER
REG_MCAN, 161	X0
REG_MCAN_CCCR, 161	TCAN4x5x_Data_Structs.h, 133
REG_MCAN_CREL, 161	TCAN4x5x_SID_SFEC_PRIORITYSTORER
REG_MCAN_CUST, 161	X1
REG_MCAN_DBTP, 161	TCAN4x5x_Data_Structs.h, 133
REG_MCAN_ECR, 161	TCAN4x5x_SID_SFEC_REJECTMATCH
REG_MCAN_ENDN, 161	TCAN4x5x_Data_Structs.h, 133
REG_MCAN_GFC, 161	TCAN4x5x_SID_SFEC_STORERX0
REG_MCAN_HPMS, 161	TCAN4x5x_Data_Structs.h, 133
REG_MCAN_IE, 161	TCAN4x5x_SID_SFEC_STORERX1
REG_MCAN_ILE, 161	TCAN4x5x_Data_Structs.h, 133
REG_MCAN_ILS, 161	TCAN4x5x_SID_SFEC_STORERXBUFORD
REG_MCAN_IR, 161	EBUG
REG_MCAN_NBTP, 161	TCAN4x5x_Data_Structs.h, 134
REG_MCAN_NDAT1, 161	TCAN4x5x_SID_SFEC_Values
REG_MCAN_NDAT2, 161	TCAN4x5x_Data_Structs.h, 133
REG_MCAN_PSR, 161	TCAN4x5x_SID_SFT_CLASSIC
REG_MCAN_RWD, 161	TCAN4x5x_Data_Structs.h, 134
REG_MCAN_RXBC, 162	TCAN4x5x_SID_SFT_DISABLED
REG_MCAN_RXESC, 162	TCAN4x5x_Data_Structs.h, 134
REG_MCAN_RXF0A, 162	TCAN4x5x_Data_Structs.ii, 154 TCAN4x5x_SID_SFT_DUALID
REG_MCAN_RXF0C, 162	TCAN4x5x_Data_Structs.h, 134
REG_MCAN_RXF0S, 162	TCAN4x5x_SID_SFT_RANGE
REG_MCAN_RXF1A, 162	TCAN4x5x_Data_Structs.h, 134
REG_MCAN_RXF1C, 162	TCAN4x5x_SID_SFT_Values
REG_MCAN_RXF1S, 162	TCAN4x5x_Data_Structs.h, 134
REG_MCAN_SIDFC, 162	TCAN4x5x_SPI.cpp, 168
REG_MCAN_TDCR, 162	USE_AHB_CODE, 168
REG_MCAN_TEST, 162	WAIT_FOR_IDLE, 168
REG_MCAN_TOCC, 162	TCAN4x5x_SPI.h
REG_MCAN_TOCV, 162	AHB_READ_OPCODE, 164
REG_MCAN_TSCC, 162	AHB_WRITE_OPCODE, 164
REG_MCAN_TSCV, 162	TCAN4x5x_WDT_3S
REG_MCAN_TXBAR, 162	TCAN4550.h, 129
REG_MCAN_TXBC, 162	TCAN4x5x_WDT_600MS
REG_MCAN_TXBCF, 162	TCAN4550.h, 129

ALPHI TECHNOLOGY CORP.

Page 209

REV 1.0

TCAN4x5x_WDT_60MS	TDCOffset
TCAN4550.h, 129	TCAN4x5x_MCAN_Data_Timing_Raw, 72
TCAN4x5x_WDT_6S	TEFF
TCAN4550.h, 130	TCAN4x5x_MCAN_Interrupts, 85
TCAN4x5x_WDT_Timer_Enum	TEFFE
TCAN4550.h, 129	TCAN4x5x_MCAN_Interrupt_Enable, 79
TCAN4x5x XID EFEC DISABLED	TEFL
TCAN4x5x_Data_Structs.h, 134	TCAN4x5x_MCAN_Interrupts, 85
TCAN4x5x_XID_EFEC_PRIORITY	TEFLE
TCAN4x5x_Data_Structs.h, 134	TCAN4x5x_MCAN_Interrupt_Enable, 79
TCAN4x5x_XID_EFEC_PRIORITYSTORER	TEFN
X0	TCAN4x5x_MCAN_Interrupts, 85
TCAN4x5x_Data_Structs.h, 134	TEFNE TO ANY A STATE OF THE TO
TCAN4x5x_XID_EFEC_PRIORITYSTORER	TCAN4x5x_MCAN_Interrupt_Enable, 79
X1	TEFW
TCAN4x5x_Data_Structs.h, 134	TCAN4x5x_MCAN_Interrupts, 85
TCAN4x5x_XID_EFEC_REJECTMATCH	TEFWE
TCAN4x5x_Data_Structs.h, 134	TCAN4x5x_MCAN_Interrupt_Enable, 79
TCAN4x5x_XID_EFEC_STORERX0	TEST
TCAN4x5x_Data_Structs.h, 134	TCAN4x5x_MCAN_CCCR_Config, 69
TCAN4x5x_XID_EFEC_STORERX1	TFE
TCAN4x5x_Data_Structs.h, 134	TCAN4x5x_MCAN_Interrupts, 85
TCAN4x5x_XID_EFEC_STORERXBUFOR	TFEE
DEBUG	TCAN4x5x_MCAN_Interrupt_Enable, 79
TCAN4x5x_Data_Structs.h, 134	tfr_length
TCAN4x5x_XID_EFEC_Values	TransferDesc, 107
TCAN4x5x_Data_Structs.h, 134	tm_hour
TCAN4x5x_Data_Structs.ii, 154 TCAN4x5x_XID_EFT_CLASSIC	IrigDecoder::IrigDate, 24
TCAN4x5x_Data_Structs.h, 135	tm min
	-
TCAN4x5x_XID_EFT_DUALID	IrigDecoder::IrigDate, 24
TCAN4x5x_Data_Structs.h, 135	tm_sec
TCAN4x5x_XID_EFT_RANGE	IrigDecoder::IrigDate, 24
TCAN4x5x_Data_Structs.h, 135	tm_yday
TCAN4x5x_XID_EFT_RANGENOMASK	IrigDecoder::IrigDate, 24
TCAN4x5x_Data_Structs.h, 135	tm_year
TCAN4x5x_XID_EFT_Values	IrigDecoder::IrigDate, 24
TCAN4x5x_Data_Structs.h, 134	TOO
TcanInterface, 103	TCAN4x5x_MCAN_Interrupts, 85
AHB_READ_32, 104	TOOE
AHB_READ_BURST_END, 104	TCAN4x5x_MCAN_Interrupt_Enable, 79
AHB_READ_BURST_READ, 104	TraceLog
AHB_READ_BURST_START, 104	AlphiBoard.h, 109
AHB_WRITE_32, 104	TransferDesc, 106
AHB_WRITE_BURST_END, 104	bufLength, 106
	•
AHB_WRITE_BURST_START, 104	dest_offset, 106
AHB_WRITE_BURST_WRITE, 104	flags, 107
getAddress, 104	fPolling, 107
getStatus, 104	src_offset, 107
reset, 104	tfr_length, 107
rstPio, 105	txs_offset, 107
slave, 105	userSpaceBuffer, 107
TcanInterface, 103	TRUE
TCE	AlphiDll.h, 111
TCAN4x5x_MCAN_Interrupt_Enable, 79	TSD
TCF	TCAN4x5x_Device_Interrupts, 65
TCAN4x5x_MCAN_Interrupts, 85	TSDEN
TCFE	TCAN4x5x_Device_Interrupt_Enable, 59
TCAN4x5x_MCAN_Interrupt_Enable, 79	TSW
TDCFilter	TCAN4x5x_MCAN_Interrupts, 85
	•
TCAN4x5x_MCAN_Data_Timing_Raw, 72	TSWE

ALPHI TECHNOLOGY CORP. Page 210 REV 1.0 Part Number: 928-25-001-0210 Copyright ALPHI Technology Corporation, 2020

TCAN4x5x_MCAN_Interrupt_Enable, 79 wdErrorToString tx ioctl PCIeMini_error.cpp, 176 AlteraDma, 17 **TxBufferElementSize** TCAN4x5x_MCAN_Interrupts, 85 TCAN4x5x_MRAM_Config, 101 **WDIE** TxBufferNumElements TCAN4x5x_MCAN_Interrupt_Enable, 79 TCAN4x5x_MRAM_Config, 102 WDT_Configure TCAN4550, 54 txData_index AlteraSpi, 21 WDT_Disable **TxEventFIFONumElements** TCAN4550, 54 TCAN4x5x MRAM Config, 102 WDT Enable TCAN4550, 54 TCAN4x5x_MCAN_CCCR_Config, 69 WDT Read txs offset TCAN4550, 54 TransferDesc, 107 WDT Reset unhookInterruptServiceRoutine TCAN4550, 54 AlphiBoard, 14 **WDTO UNIX** TCAN4x5x_Device_Interrupts, 66 AlphiDll.h, 111 WDTOEN USE_AHB_CODE TCAN4x5x_Device_Interrupt_Enable, 60 TCAN4x5x_SPI.cpp, 168 WKERR userData TCAN4x5x_Device_Interrupts, 66 MINIPCIE DEV CTX, 27 WKERREN userSpaceBuffer TCAN4x5x_Device_Interrupt_Enable, 60 TransferDesc, 107 WKRO usleep TCAN4x5x_Device_Interrupts, 66 AlphiBoard.h, 109 word **UVIO** TCAN4x5x_Device_Interrupt_Enable, 60 TCAN4x5x_Device_Interrupts, 66 TCAN4x5x_Device_Interrupts, 65 **UVIOEN** TCAN4x5x_MCAN_CCCR_Config, 69 TCAN4x5x_Device_Interrupt_Enable, 59 TCAN4x5x_MCAN_Interrupt_Enable, 80 **UVSUP** TCAN4x5x MCAN Interrupts, 86 TCAN4x5x_Device_Interrupts, 65 TCAN4x5x MCAN SID Filter, 95 wordSize **UVSUPEN** TCAN4x5x Device Interrupt Enable, 59 AlteraSpi, 21 x64/Debug/PCIeMini_CAN_FD_lib.vcxproj.F verbose AlphiBoard, 15 ileListAbsolute.txt, 169 **VTWD** XIDNumElements TCAN4x5x_Device_Interrupts, 65 TCAN4x5x_MRAM_Config, 102 WAIT_FOR_IDLE XTD TCAN4x5x_SPI.cpp, 168 TCAN4x5x_MCAN_RX_Header, 92 waitResult TCAN4x5x_MCAN_TX_Header, 97

ALPHI TECHNOLOGY CORP.

MINIPCIE_INT_RESULT, 28

Page 211

REV 1.0