






voir BM1368 semble compatible pin2pin radiateur 120x56 https://fr.allexpress.com/item/1005001368115718.html?spm=a2g0o.productlist.main.41.70b261a4BdkxPV&algo_pvid=cb86c257-5408-49ff-b28b-a15697fb39bc&utparam-url=scene%3Asearch%7Cquery_from%3A https://fr.allexpress.com/item/32904595345.html?spm=a2g0o.productlist.main.23.70b261a4BdkxPV&algo_pvid=cb86c257-5408-49ff-b28b-a15697fb39bc&utparam-url=scene%3Asearch%7Cquery_from%3A BM1366-0 BM1366-1 BM1366-2 BM1366-3 BM1366-4 BM1366-5 BM1366-6 BM1366-7 RST01 RST04 RST06 RST07 RST_nD DRST0 CLK01 CLK02 CLK03 CLK04 CLK05 CLK06 CLK07 CLKOD CLKO CLKOD CLKOD CLKOD CLKO -DCLK0 CLKID CLKL CLKL CLKL CLKO RI5 RI6 RI7 RI1 RI02 RI3 RI4 ⊲RI RO4 ORD C01 C02 C03 C04 C05 C06 C07 CID COL DC0 B01 B02 B03 B04 B05 B06 B07 RID -DB0 from prev ASIC Fichier: BM1366.kicad_sch Fichier: BM1366.ki RST01 TP1 O-CLK01 TP2 O-RI1 TP3 O-C01 TP4 O-B01 TP5 O-First of all: the datasheet gives very little information about how this chip actually works (I imagine that more detailed specification is available for those that buy these in large quantities). Schematics of S1 reveal information about the functionality of certain pins. Chips in S1 use UART for communication, settings are 115200, 8N1. Chips communicate within the chain using UART + flow control signals: CI - Command Input <-> uplink's (like a control board, or so) TXD RO — Response Output <-> uplink's RXD
CO — Command Ouput <-> connected to CI of the downlink (meaning: next chip in chain) RI - Response Input <-> connected from downlink's RO All of the chips are basically sharing the same UART "bus". Flow control/bus arbitration is done using BI (Busy Input)/BO (Busy Output) signals. Chip that wants to send the data out activates it's Busy Output signal which mutes all chips that are placed further in chain. Chips have addresses derived from the state of address pins ADDR[7:0] which also determine the MSB value of starting 'nonce'. S1 has these equally spaced like 0x00, 0x08, 0x10 ... 0xf8, so that each chip covers different (and equal in size, 0x07FFFFFF) area of nocne value search. Sheet: /ASICs/ASICs_BM1366_1/ File: ASICs_BM1366.kicad_sch Title: Size: A4 Date: KiCad E.D.A. 8.0.1 ld: 1/27




















voir BM1368 semble compatible pin2pin radiateur 120x56 https://fr.allexpress.com/item/1005001368115718.html?spm=a2g0o.productlist.main.41.70b261a4BdkxPV&algo_pvid=cb86c257-5408-49ff-b28b-a15697fb39bc&utparam-url=scene%3Asearch%7Cquery_from%3A https://fr.allexpress.com/item/32904595345.html?spm=a2g0o.productlist.main.23.70b261a4BdkxPV&algo_pvid=cb86c257-5408-49ff-b28b-a15697fb39bc&utparam-url=scene%3Asearch%7Cquery_from%3A BM1366-0 BM1366-1 BM1366-2 BM1366-3 BM1366-4 BM1366-5 BM1366-6 BM1366-7 RST01 RST04 RST06 RST07 RST_nD DRST0 CLK01 CLK02 CLK03 CLK04 CLK05 CLK06 CLK07 CLKOD CLKO CLKOD CLKOD CLKOD CLKO -DCLK0 CLKID CLKL CLKL CLKL CLKO RI5 RI6 RI7 RI1 RI02 RI3 RI4 ⊲RI RO4 ORD C01 C02 C03 C04 C05 C06 C07 CID COL DC0 B01 B02 B03 B04 B05 B06 B07 RID -DB0 from prev ASIC Fichier: BM1366.kicad_sch Fichier: BM1366.ki RST01 TP8 O-CLK01 TP9 O-RI1 TP110-C01 TP12O-B01 TP130-First of all: the datasheet gives very little information about how this chip actually works (I imagine that more detailed specification is available for those that buy these in large quantities). Schematics of S1 reveal information about the functionality of certain pins. Chips in S1 use UART for communication, settings are 115200, 8N1. Chips communicate within the chain using UART + flow control signals: CI - Command Input <-> uplink's (like a control board, or so) TXD RO — Response Output <-> uplink's RXD
CO — Command Ouput <-> connected to CI of the downlink (meaning: next chip in chain) RI - Response Input <-> connected from downlink's RO All of the chips are basically sharing the same UART "bus". Flow control/bus arbitration is done using BI (Busy Input)/BO (Busy Output) signals. Chip that wants to send the data out activates it's Busy Output signal which mutes all chips that are placed further in chain. Chips have addresses derived from the state of address pins ADDR[7:0] which also determine the MSB value of starting 'nonce'. S1 has these equally spaced like 0x00, 0x08, 0x10 ... 0xf8, so that each chip covers different (and equal in size, 0x07FFFFFF) area of nocne value search. Sheet: /ASICs/ASICs_BM1366_2/ File: ASICs_BM1366.kicad_sch Title: Size: A4 Date: KiCad E.D.A. 8.0.1 ld: 10/27

