



Sheet: /FIX Sheet/ File: FIXs.kicad_sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. 8.0.1		Id: 2/27

# MAX6615 : Dual-Channel Temperature Monitors and Fan-Speed Controllers with Thermistor Inputs

[https://forum.hardware.fr/hfr/Hardware/carte-mere/besoin-comprendre-ventilateur-sujet\\_1027524\\_1.htm](https://forum.hardware.fr/hfr/Hardware/carte-mere/besoin-comprendre-ventilateur-sujet_1027524_1.htm)



DB\_SCL → DB\_SCL  
DB\_SDA → DB\_SDA  
ID0 → ID0  
ID1 → ID1



Pin Name	Color	Color	Color	Color
1	Ground	Black	Black	Gray
2	+12V	Black	Black	Gray
3	Tach-Signal Sense	Yellow	Black	Gray
4	Fan Control PWM	Yellow	Black	Gray

Pin Name	Color	Color	Color	Color
1	Ground	Black	Black	Gray
2	+12V	Black	Black	Gray
3	Tach-Signal Sense	Yellow	Black	Gray
4	Control PWM	Yellow	Black	Gray

<https://landing.coolermaster.com/faq/3-pin-and-4-pin-fan-wire-diagrams/>

Sheet: /FAN/  
File: FAN.kicad\_sch

**Title:**


Size: A4


Date:


KiCad E.D.A. 8.0.1

**Rev:**

Id: 3/27







Sheet: /PSU\_160A/PowerStage1/  
File: PowerStage.kicad\_sch

**Title:**


Size: A4

Date:

KiCad E.D.A. 8.0.1

Rev:

Id: 5/27



Sheet: /PSU\_160A/PowerStage2/  
File: PowerStage.kicad\_sch

**Title:**


Size: A4

Date:

KiCad E.D.A. 8.0.1

Rev:

Id: 6/27



Sheet: /PSU\_160A/PowerStage3/  
File: PowerStage.kicad\_sch

**Title:**

Size: A4


Date:

KiCad E.D.A. 8.0.1


**Rev:**

Id: 7/27





+5V\_STDBY : always available  
+5V\_PSU : available when POWER is ON



Sheet: /ASICs/  
File: ASICs.kicad\_sch

**Title:**

Size: A4 Date:


KiCad E.D.A. 8.0.1

**Rev:**

Id: 1/27

voir BM1368 semble compatible pin2pin

radiateur 120x56  
[https://fr.aliexpress.com/item/1005001368115718.html?spm=a2g0o.productlist.main.41.70b261a4BdkxPV&algo\\_pvid=cb86c257-5408-49ff-b28b-a15697fb39bc&utparam-url=scene%3Asearch%7Cquery\\_from%3A](https://fr.aliexpress.com/item/1005001368115718.html?spm=a2g0o.productlist.main.41.70b261a4BdkxPV&algo_pvid=cb86c257-5408-49ff-b28b-a15697fb39bc&utparam-url=scene%3Asearch%7Cquery_from%3A)  
[https://fr.aliexpress.com/item/32904595345.html?spm=a2g0o.productlist.main.23.70b261a4BdkxPV&algo\\_pvid=cb86c257-5408-49ff-b28b-a15697fb39bc&utparam-url=scene%3Asearch%7Cquery\\_from%3A](https://fr.aliexpress.com/item/32904595345.html?spm=a2g0o.productlist.main.23.70b261a4BdkxPV&algo_pvid=cb86c257-5408-49ff-b28b-a15697fb39bc&utparam-url=scene%3Asearch%7Cquery_from%3A)



**BM1380**  
First of all: the datasheet gives very little information about how this chip actually works (I imagine that more detailed specification is available for those that buy these in large quantities).  
Schematics of S1 reveal information about the functionality of certain pins.

Chips in S1 use UART for communication, settings are 115200, 8N1. Chips communicate within the chain using UART + flow control signals:

CI – Command Input <-> uplink's (like a control board, or so) TXD  
RO – Response Output <-> uplink's RXD  
CO – Command Output <-> connected to CI of the downlink (meaning: next chip in chain)  
RI – Response Input <-> connected from downlink's RO

All of the chips are basically sharing the same UART "bus". Flow control/bus arbitration is done using BI (Busy Input)/BO (Busy Output) signals.  
Chip that wants to send the data out activates it's Busy Output signal which mutes all chips that are placed further in chain.

Chips have addresses derived from the state of address pins ADDR[7:0] which also determine the MSB value of starting 'nonce'.  
S1 has these equally spaced like 0x00, 0x08, 0x10 ... 0xf8, so that each chip covers different (and equal in size, 0x07FFFFFF) area of nocne value search.

Sheet: /ASICs/ASICs\_BM1366\_1/  
File: ASICs\_BM1366.kicad\_sch

**Title:**


Size: A4

Date:


**Rev:**

KiCad E.D.A. 8.0.1

Id: 1/27



Id: 27/27



The 17e series I believe use a different chip, BM1396.  
The S15 and S17/e chips (BM1391, BM1396, BM1397) are for the most part pin-compatible.  
1396 and 1397 have one functional pin difference, but also a different core count and optimal voltage parameters.

The different modes are passing data left to right, or right to left.  
There's a Mode pin which gets tied low for one mode, and left floating for the other.  
This makes serial power and data in a single copper layer pretty simple to achieve.

Sheet: /ASICs/ASICs\_BM1366\_1/BM1366-1/  
File: BM1366.kicad\_sch

**Title:**


Size: A4

Date:

**Rev:**

KiCad E.D.A. 8.0.1

Id: 11/27



The 17e series I believe use a different chip, BM1396.  
The S15 and S17/e chips (BM1391, BM1396, BM1397) are for the most part pin-compatible.  
1396 and 1397 have one functional pin difference, but also a different core count and optimal voltage parameters.

The different modes are passing data left to right, or right to left.  
There's a Mode pin which gets tied low for one mode, and left floating for the other.  
This makes serial power and data in a single copper layer pretty simple to achieve.

Sheet: /ASICs/ASICs\_BM1366\_1/BM1366-2/  
File: BM1366.kicad\_sch

# Title:


Size: A4

Date:

Rev:

KiCad E.D.A. 8.0.1

Id: 12/27



The 17e series I believe use a different chip, BM1396.  
The S15 and S17/e chips (BM1391, BM1396, BM1397) are for the most part pin-compatible.  
1396 and 1397 have one functional pin difference, but also a different core count and optimal voltage parameters.

The different modes are passing data left to right, or right to left.  
There's a Mode pin which gets tied low for one mode, and left floating for the other.  
This makes serial power and data in a single copper layer pretty simple to achieve.

Sheet: /ASICs/ASICs\_BM1366\_1/BM1366-3/  
File: BM1366.kicad\_sch

**Title:**


Size: A4

Date:

**Rev:**

KiCad E.D.A. 8.0.1

Id: 13/27



The 17e series I believe use a different chip, BM1396.  
 The S15 and S17/e chips (BM1391, BM1396, BM1397) are for the most part pin-compatible.  
 1396 and 1397 have one functional pin difference, but also a different core count and optimal voltage parameters.

The different modes are passing data left to right, or right to left.  
 There's a Mode pin which gets tied low for one mode, and left floating for the other.  
 This makes serial power and data in a single copper layer pretty simple to achieve.

Sheet: /ASICs/ASICs\_BM1366\_1/BM1366-4/  
 File: BM1366.kicad\_sch

**Title:**


Size: A4

Date:

**Rev:**

KiCad E.D.A. 8.0.1

Id: 14/27



The 17e series I believe use a different chip, BM1396.  
The S15 and S17/e chips (BM1391, BM1396, BM1397) are for the most part pin-compatible.  
1396 and 1397 have one functional pin difference, but also a different core count and optimal voltage parameters.

The different modes are passing data left to right, or right to left.  
There's a Mode pin which gets tied low for one mode, and left floating for the other.  
This makes serial power and data in a single copper layer pretty simple to achieve.

Sheet: /ASICs/ASICs\_BM1366\_1/BM1366-5/  
File: BM1366.kicad\_sch

**Title:**

Size: A4


Date:

**Rev:**

KiCad E.D.A. 8.0.1

Id: 15/27





The 17e series I believe use a different chip, BM1396.  
The S15 and S17/e chips (BM1391, BM1396, BM1397) are for the most part pin-compatible.  
1396 and 1397 have one functional pin difference, but also a different core count and optimal voltage parameters.

The different modes are passing data left to right, or right to left.  
There's a Mode pin which gets tied low for one mode, and left floating for the other.  
This makes serial power and data in a single copper layer pretty simple to achieve.

Sheet: /ASICs/ASICs\_BM1366\_1/BM1366-6/  
File: BM1366.kicad\_sch

**Title:**


Size: A4

Date:

**Rev:**

KiCad E.D.A. 8.0.1

Id: 16/27



The 17e series I believe use a different chip, BM1396.  
The S15 and S17/e chips (BM1391, BM1396, BM1397) are for the most part pin-compatible.  
1396 and 1397 have one functional pin difference, but also a different core count and optimal voltage parameters.

The different modes are passing data left to right, or right to left.  
There's a Mode pin which gets tied low for one mode, and left floating for the other.  
This makes serial power and data in a single copper layer pretty simple to achieve.

Sheet: /ASICs/ASICs\_BM1366\_1/BM1366-7/  
File: BM1366.kicad\_sch

**Title:**

Size: A4

Date:


**Rev:**

KiCad E.D.A. 8.0.1

Id: 17/27

voir BM1368 semble compatible pin2pin

radiateur 120x56  
[https://fr.aliexpress.com/item/1005001368115718.html?spm=a2g0o.productlist.main.41.70b261a4BdkxPV&algo\\_pvid=cb86c257-5408-49ff-b28b-a15697fb39bc&utparam-url=scene%3Asearch%7Cquery\\_from%3A](https://fr.aliexpress.com/item/1005001368115718.html?spm=a2g0o.productlist.main.41.70b261a4BdkxPV&algo_pvid=cb86c257-5408-49ff-b28b-a15697fb39bc&utparam-url=scene%3Asearch%7Cquery_from%3A)  
[https://fr.aliexpress.com/item/32904595345.html?spm=a2g0o.productlist.main.23.70b261a4BdkxPV&algo\\_pvid=cb86c257-5408-49ff-b28b-a15697fb39bc&utparam-url=scene%3Asearch%7Cquery\\_from%3A](https://fr.aliexpress.com/item/32904595345.html?spm=a2g0o.productlist.main.23.70b261a4BdkxPV&algo_pvid=cb86c257-5408-49ff-b28b-a15697fb39bc&utparam-url=scene%3Asearch%7Cquery_from%3A)



**BM1380**  
First of all: the datasheet gives very little information about how this chip actually works (I imagine that more detailed specification is available for those that buy these in large quantities). Schematics of S1 reveal information about the functionality of certain pins.

Chips in S1 use UART for communication, settings are 115200, 8N1. Chips communicate within the chain using UART + flow control signals:

CI – Command Input <-> uplink's (like a control board, or so) TXD  
RO – Response Output <-> uplink's RXD  
CO – Command Output <-> connected to CI of the downlink (meaning: next chip in chain)  
RI – Response Input <-> connected from downlink's RO

All of the chips are basically sharing the same UART "bus". Flow control/bus arbitration is done using BI (Busy Input)/BO (Busy Output) signals. Chip that wants to send the data out activates it's Busy Output signal which mutes all chips that are placed further in chain.


Chips have addresses derived from the state of address pins ADDR[7:0] which also determine the MSB value of starting 'nonce'. S1 has these equally spaced like 0x00, 0x08, 0x10 ... 0xf8, so that each chip covers different (and equal in size, 0x07FFFFFF) area of nocne value search.

Sheet: /ASICs/ASICs_BM1366_2/ File: ASICs_BM1366.kicad_sch		
<b>Title:</b>		
Size: A4	Date:	Rev:
KiCad E.D.A. 8.0.1		Id: 10/27



The different modes are passing data left to right, or right to left.  
There's a Mode pin which gets tied low for one mode, and left floating for the other.  
This makes serial power and data in a single copper layer pretty simple to achieve.

Id: 18/27



The 17e series I believe use a different chip, BM1396.  
The S15 and S17/e chips (BM1391, BM1396, BM1397) are for the most part pin-compatible.  
1396 and 1397 have one functional pin difference, but also a different core count and optimal voltage parameters.

The different modes are passing data left to right, or right to left.  
There's a Mode pin which gets tied low for one mode, and left floating for the other.  
This makes serial power and data in a single copper layer pretty simple to achieve.

Sheet: /ASICs/ASICs\_BM1366\_2/BM1366-1/  
File: BM1366.kicad\_sch

**Title:**


Size: A4

Date:

**Rev:**

KiCad E.D.A. 8.0.1

Id: 20/27



The 17e series I believe use a different chip, BM1396.  
The S15 and S17/e chips (BM1391, BM1396, BM1397) are for the most part pin-compatible.  
1396 and 1397 have one functional pin difference, but also a different core count and optimal voltage parameters.

The different modes are passing data left to right, or right to left.  
There's a Mode pin which gets tied low for one mode, and left floating for the other.  
This makes serial power and data in a single copper layer pretty simple to achieve.

Sheet: /ASICs/ASICs\_BM1366\_2/BM1366-3/  
File: BM1366.kicad\_sch

**Title:**


Size: A4

Date:

**Rev:**

KiCad E.D.A. 8.0.1

Id: 21/27



The 17e series I believe use a different chip, BM1396.  
The S15 and S17/e chips (BM1391, BM1396, BM1397) are for the most part pin-compatible.  
1396 and 1397 have one functional pin difference, but also a different core count and optimal voltage parameters.

The different modes are passing data left to right, or right to left.  
There's a Mode pin which gets tied low for one mode, and left floating for the other.  
This makes serial power and data in a single copper layer pretty simple to achieve.

Sheet: /ASICs/ASICs\_BM1366\_2/BM1366-2/  
File: BM1366.kicad\_sch

**Title:**


Size: A4

Date:

**Rev:**

KiCad E.D.A. 8.0.1

Id: 22/27



The 17e series I believe use a different chip, BM1396.  
The S15 and S17/e chips (BM1391, BM1396, BM1397) are for the most part pin-compatible.  
1396 and 1397 have one functional pin difference, but also a different core count and optimal voltage parameters.

The different modes are passing data left to right, or right to left.  
There's a Mode pin which gets tied low for one mode, and left floating for the other.  
This makes serial power and data in a single copper layer pretty simple to achieve.

Sheet: /ASICs/ASICs\_BM1366\_2/BM1366-4/  
File: BM1366.kicad\_sch

**Title:**

Size: A4


Date:

**Rev:**

KiCad E.D.A. 8.0.1

Id: 23/27





Sheet: /ASICs/ASICs\_BM1366\_2/BM1366-5/  
File: BM1366.kicad\_sch

# **Title:**


Size: A4

Date:

Rev:

KiCad E.D.A. 8.0.1

Id: 24/27



The 17e series I believe use a different chip, BM1396.  
The S15 and S17/e chips (BM1391, BM1396, BM1397) are for the most part pin-compatible.  
1396 and 1397 have one functional pin difference, but also a different core count and optimal voltage parameters.

The different modes are passing data left to right, or right to left.  
There's a Mode pin which gets tied low for one mode, and left floating for the other.  
This makes serial power and data in a single copper layer pretty simple to achieve.

Sheet: /ASICs/ASICs\_BM1366\_2/BM1366-6/  
File: BM1366.kicad\_sch

**Title:**


Size: A4

Date:

**Rev:**

KiCad E.D.A. 8.0.1

Id: 25/27



The 17e series I believe use a different chip, BM1396.  
 The S15 and S17/e chips (BM1391, BM1396, BM1397) are for the most part pin-compatible.  
 1396 and 1397 have one functional pin difference, but also a different core count and optimal voltage parameters.

The different modes are passing data left to right, or right to left.  
 There's a Mode pin which gets tied low for one mode, and left floating for the other.  
 This makes serial power and data in a single copper layer pretty simple to achieve.

Sheet: /ASICs/ASICs\_BM1366\_2/BM1366-7/  
 File: BM1366.kicad\_sch

**Title:**

Size: A4

Date:

**Rev:**

KiCad E.D.A. 8.0.1

Id: 26/27