Low Voltage, Rail-to-Rail Operational Amplifiers

The MC33201/2/4 family of operational amplifiers provide rail—to—rail operation on both the input and output. The inputs can be driven as high as 200 mV beyond the supply rails without phase reversal on the outputs, and the output can swing within 50 mV of each rail. This rail—to—rail operation enables the user to make full use of the supply voltage range available. It is designed to work at very low supply voltages (\pm 0.9 V) yet can operate with a supply of up to +12 V and ground. Output current boosting techniques provide a high output current capability while keeping the drain current of the amplifier to a minimum. Also, the combination of low noise and distortion with a high slew rate and drive capability make this an ideal amplifier for audio applications.

Features

- Low Voltage, Single Supply Operation (+1.8 V and Ground to +12 V and Ground)
- Input Voltage Range Includes both Supply Rails
- Output Voltage Swings within 50 mV of both Rails
- No Phase Reversal on the Output for Over-driven Input Signals
- High Output Current (I_{SC} = 80 mA, Typ)
- Low Supply Current (I_D = 0.9 mA, Typ)
- 600 Ω Output Drive Capability
- Extended Operating Temperature Ranges (-40° to +105°C and -55° to +125°C)
- Typical Gain Bandwidth Product = 2.2 MHz
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These are Pb-Free Devices



ON Semiconductor®

http://onsemi.com



PDIP-8 P, VP SUFFIX CASE 626



SOIC-8 D, VD SUFFIX CASE 751



Micro8[™] DM SUFFIX CASE 846A



PDIP-14 P, VP SUFFIX CASE 646



SOIC-14 D, VD SUFFIX CASE 751A



TSSOP-14 DTB SUFFIX CASE 948G

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.

DEVICE MARKING INFORMATION

See general marking information in the device marking section on page 11 of this data sheet.


14 Output 4

11 V_{EE}

8 Output 3

Inputs 3

PIN CONNECTIONS






Figure 1. Circuit Schematic (Each Amplifier)

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage (V _{CC} to V _{EE})	V _S	+13	V
Input Differential Voltage Range	V_{IDR}	Note 1	V
Common Mode Input Voltage Range (Note 2)	V _{CM}	V _{CC} + 0.5 V to V _{EE} – 0.5 V	V
Output Short Circuit Duration	t _s	Note 3	sec
Maximum Junction Temperature	TJ	+150	°C
Storage Temperature	T _{stg}	- 65 to +150	°C
Maximum Power Dissipation	P _D	Note 3	mW

DC ELECTRICAL CHARACTERISTICS (T_A = 25°C)

Characteristic	V _{CC} = 2.0 V	V _{CC} = 3.3 V	V _{CC} = 5.0 V	Unit
Input Offset Voltage				mV
V _{IO (max)} MC33201 MC33202, NCV33202 MC33204, NCV33204	± 8.0 ±10 ±12	± 8.0 ±10 ±12	± 6.0 ± 8.0 ±10	
Output Voltage Swing V_{OH} (R _L = 10 k Ω) V_{OL} (R _L = 10 k Ω)	1.9 0.10	3.15 0.15	4.85 0.15	V _{min} V _{max}
Power Supply Current per Amplifier (I _D)	1.125	1.125	1.125	mA

Specifications at V_{CC} = 3.3 V are guaranteed by the 2.0 V and 5.0 V tests. V_{EE} = GND.

DC ELECTRICAL CHARACTERISTICS ($V_{CC} = +5.0 \text{ V}$, $V_{EE} = Ground$, $T_A = 25^{\circ}C$, unless otherwise noted.)

Characteristic	Figure	Symbol	Min	Тур	Max	Unit
Input Offset Voltage (V_{CM} 0 V to 0.5 V, V_{CM} 1.0 V to 5.0 V) MC33201: $T_A = +25^{\circ}C$ MC33201: $T_A = -40^{\circ}$ to +105°C MC33201V: $T_A = -55^{\circ}$ to +125°C	3	V _{IO}	-	- -	6.0 9.0 13	mV
$\begin{array}{lll} \text{MC33201V}. & \text{TA} = -35 \text{ to } +125 \text{ C} \\ \text{MC33202/NCV33202}: & \text{TA} = +25^{\circ}\text{C} \\ \text{MC33202/NCV33202}: & \text{TA} = -40^{\circ} \text{ to } +105^{\circ}\text{C} \\ \text{MC33202V}: & \text{TA} = -55^{\circ} \text{ to } +125^{\circ}\text{C} \\ \text{NCV33202V}: & \text{TA} = -55^{\circ} \text{ to } +125^{\circ}\text{C} \\ \text{MC33204}: & \text{TA} = +25^{\circ}\text{C} \\ \text{MC33204}: & \text{TA} = -40^{\circ} \text{ to } +105^{\circ}\text{C} \\ \text{MC33204V}: & \text{TA} = -55^{\circ} \text{ to } +125^{\circ}\text{C} \\ \text{NCV33204}: & \text{TA} = -55^{\circ} \text{ to } +125^{\circ}\text{C} \\ \text{NCV33204}: & \text{TA} = -55^{\circ} \text{ to } +125^{\circ}\text{C} \\ \end{array}$				- - - - -	8.0 11 14 14 10 13 17	
Input Offset Voltage Temperature Coefficient (R _S = 50 Ω) $T_A = -40^{\circ} \text{ to } +105^{\circ}\text{C}$ $T_A = -55^{\circ} \text{ to } +125^{\circ}\text{C}$	4	ΔV _{IO} /ΔΤ	-	2.0 2.0	- -	μV/°C
Input Bias Current ($V_{CM} = 0 \text{ V to } 0.5 \text{ V}, V_{CM} = 1.0 \text{ V to } 5.0 \text{ V}$) $T_A = +25^{\circ}C$ $T_A = -40^{\circ} \text{ to } +105^{\circ}C$ $T_A = -55^{\circ} \text{ to } +125^{\circ}C$	5, 6	I _{IB}		80 100 –	200 250 500	nA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. The differential input voltage of each amplifier is limited by two internal parallel back-to-back diodes. For additional differential input voltage range, use current limiting resistors in series with the input pins.
- 2. The input common mode voltage range is limited by internal diodes connected from the inputs to both supply rails. Therefore, the voltage on either input must not exceed either supply rail by more than 500 mV.
- 3. Power dissipation must be considered to ensure maximum junction temperature (T₁) is not exceeded. (See Figure 2)
- 4. All NCV devices are qualified for Automotive use.

DC ELECTRICAL CHARACTERISTICS (cont.) ($V_{CC} = +5.0 \text{ V}$, $V_{EE} = Ground$, $T_A = 25^{\circ}C$, unless otherwise noted.)

Characteristic	Figure	Symbol	Min	Тур	Max	Unit
Input Offset Current ($V_{CM} = 0 \text{ V to } 0.5 \text{ V}, V_{CM} = 1.0 \text{ V to } 5.0 \text{ V}$) $T_A = +25^{\circ}\text{C}$ $T_A = -40^{\circ} \text{ to } +105^{\circ}\text{C}$ $T_A = -55^{\circ} \text{ to } +125^{\circ}\text{C}$	-	I _{IO}	- - -	5.0 10 –	50 100 200	nA
Common Mode Input Voltage Range	-	V _{ICR}	V _{EE}	_	V _{CC}	V
Large Signal Voltage Gain (V _{CC} = + 5.0 V, V _{EE} = – 5.0 V) R_L = 10 k Ω R_L = 600 Ω	7	A _{VOL}	50 25	300 250	- -	kV/V
Output Voltage Swing (V _{ID} = \pm 0.2 V) $R_L = 10 \text{ k}\Omega$ $R_L = 10 \text{ k}\Omega$ $R_L = 600 \Omega$ $R_L = 600 \Omega$	8, 9, 10	V _{OH} V _{OL} V _{OH} V _{OL}	4.85 - 4.75 -	4.95 0.05 4.85 0.15	- 0.15 - 0.25	V
Common Mode Rejection (V _{in} = 0 V to 5.0 V)	11	CMR	60	90	-	dB
Power Supply Rejection Ratio V _{CC} /V _{EE} = 5.0 V/GND to 3.0 V/GND	12	PSRR	500	25	_	μV/V
Output Short Circuit Current (Source and Sink)	13, 14	I _{SC}	50	80	_	mA
Power Supply Current per Amplifier ($V_O = 0 \text{ V}$) $T_A = -40^{\circ} \text{ to } +105^{\circ}\text{C}$ $T_A = -55^{\circ} \text{ to } +125^{\circ}\text{C}$	15	I _D	- -	0.9 0.9	1.125 1.125	mA

$\textbf{AC ELECTRICAL CHARACTERISTICS} \quad (V_{CC} = +5.0 \text{ V}, V_{EE} = Ground, T_A = 25^{\circ}C, \text{ unless otherwise noted.})$

Characteristic	Figure	Symbol	Min	Тур	Max	Unit
Slew Rate $(\text{V}_{\text{S}}=\pm2.5~\text{V},~\text{V}_{\text{O}}=-2.0~\text{V}~\text{to}+2.0~\text{V},~\text{R}_{\text{L}}=2.0~\text{k}\Omega,~\text{A}_{\text{V}}=+1.0)$	16, 26	SR	0.5	1.0	-	V/μs
Gain Bandwidth Product (f = 100 kHz)	17	GBW	_	2.2	_	MHz
Gain Margin ($R_L = 600 \Omega$, $C_L = 0 pF$)	20, 21, 22	A _M	_	12	_	dB
Phase Margin ($R_L = 600 \Omega$, $C_L = 0 pF$)	20, 21, 22	\emptyset_{M}	_	65	_	Deg
Channel Separation (f = 1.0 Hz to 20 kHz, A _V = 100)	23	CS	_	90	_	dB
Power Bandwidth ($V_0 = 4.0 V_{pp}$, $R_L = 600 \Omega$, THD $\leq 1 \%$)		BW_P	_	28	_	kHz
Total Harmonic Distortion (R _L = 600 Ω , V _O = 1.0 V _{pp} , A _V = 1.0) f = 1.0 kHz f = 10 kHz Open Loop Output Impedance	24	THD Z _O	- -	0.002 0.008	- -	%
$(V_O = 0 \text{ V}, f = 2.0 \text{ MHz}, A_V = 10)$		1201	-	100	_	52
Differential Input Resistance (V _{CM} = 0 V)		R _{in}	_	200	_	kΩ
Differential Input Capacitance (V _{CM} = 0 V)		C _{in}	_	8.0	_	pF
Equivalent Input Noise Voltage ($R_S = 100 \Omega$) f = 10 Hz f = 1.0 kHz	25	e _n	1 1	25 20		nV/ √Hz
Equivalent Input Noise Current f = 10 Hz f = 1.0 kHz	25	i _n	_ _	0.8 0.2	_ _	pA/ √Hz




Figure 2. Maximum Power Dissipation versus Temperature




Figure 3. Input Offset Voltage Distribution




Figure 4. Input Offset Voltage Temperature Coefficient Distribution




Figure 5. Input Bias Current versus Temperature




Figure 6. Input Bias Current versus Common Mode Voltage




Figure 7. Open Loop Voltage Gain versus Temperature




Figure 8. Output Voltage Swing versus Supply Voltage




Figure 9. Output Saturation Voltage versus Load Current




Figure 10. Output Voltage versus Frequency




Figure 11. Common Mode Rejection versus Frequency




Figure 12. Power Supply Rejection versus Frequency




Figure 13. Output Short Circuit Current versus Output Voltage




Figure 14. Output Short Circuit Current versus Temperature




Figure 15. Supply Current per Amplifier versus Supply Voltage with No Load




Figure 16. Slew Rate versus Temperature




Figure 17. Gain Bandwidth Product versus Temperature




Figure 18. Voltage Gain and Phase versus Frequency




Figure 19. Voltage Gain and Phase versus Frequency




Figure 20. Gain and Phase Margin versus Temperature




Figure 21. Gain and Phase Margin versus Differential Source Resistance




Figure 22. Gain and Phase Margin versus Capacitive Load




Figure 23. Channel Separation versus Frequency




Figure 24. Total Harmonic Distortion versus Frequency




Figure 25. Equivalent Input Noise Voltage and Current versus Frequency

DETAILED OPERATING DESCRIPTION

General Information

The MC33201/2/4 family of operational amplifiers are unique in their ability to swing rail—to—rail on both the input and the output with a completely bipolar design. This offers low noise, high output current capability and a wide common mode input voltage range even with low supply voltages. Operation is guaranteed over an extended temperature range and at supply voltages of 2.0 V, 3.3 V and 5.0 V and ground.

Since the common mode input voltage range extends from V_{CC} to V_{EE} , it can be operated with either single or split voltage supplies. The MC33201/2/4 are guaranteed not to latch or phase reverse over the entire common mode range, however, the inputs should not be allowed to exceed maximum ratings.

Circuit Information

Rail–to–rail performance is achieved at the input of the amplifiers by using parallel NPN–PNP differential input stages. When the inputs are within 800 mV of the negative rail, the PNP stage is on. When the inputs are more than 800 mV greater than $V_{\rm EE}$, the NPN stage is on. This switching of input pairs will cause a reversal of input bias currents (see Figure 6). Also, slight differences in offset voltage may be noted between the NPN and PNP pairs. Cross–coupling techniques have been used to keep this change to a minimum.

In addition to its rail–to–rail performance, the output stage is current boosted to provide 80 mA of output current, enabling the op amp to drive 600 Ω loads. Because of this high output current capability, care should be taken not to exceed the 150°C maximum junction temperature.




Figure 26. Noninverting Amplifier Slew Rate




Figure 27. Small Signal Transient Response




Figure 28. Large Signal Transient Response

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.


ORDERING INFORMATION

Operational Amplifier Function	Device	Operating Temperature Range	Package	Shipping [†]
	MC33201DG		SOIC-8	98 Units / Rail
	MC33201DR2G		(Pb-Free)	2500 / Tape & Reel
Single	MC33201PG	T _A = -40° to +105°C	PDIP-8 (Pb-Free)	50 Units / Rail
Single	MC33201VDR2G] [SOIC-8 (Pb-Free)	2500 / Tape & Reel
	MC33201VDG	$T_A = -55^{\circ} \text{ to } 125^{\circ}\text{C}$	SOIC-8 (Pb-Free)	98 Units / Rail
	MC33202DG		SOIC-8	98 Units / Rail
	MC33202DR2G	1	(Pb-Free)	2500 / Tape & Reel
	MC33202DMR2G	T _A = -40 ° to +105°C	Micro-8	
	NCV33202DMR2G*	- 1A- 40 10 1 100 C	(Pb-Free)	4000 / Tape & Reel
Dual	MC33202PG	-	PDIP-8 (Pb-Free)	50 Units / Rail
Dadi	MC33202VDG	T _A = -55° to 125°C	SOIC-8 (Pb-Free)	98 Units / Rail
	MC33202VDR2G		SOIC-8	
	NCV33202VDR2G*		(Pb-Free)	2500 / Tape & Reel
	MC33202VPG		PDIP-8 (Pb-Free)	50 Units / Rail
	MC33204DG		SO-14	55 Units / Rail
	MC33204DR2G		(Pb-Free)	2500 Units / Tape & Reel
	MC33204DTBG	T _A = -40 ° to +105°C	TSSOP-14	96 Units / Rail
	MC33204DTBR2G	- 1 _A - 10 10 1 100 0	(Pb-Free)	2500 Units / Tape & Reel
	MC33204PG		PDIP-14 (Pb-Free)	25 Units / Rail
Quad	MC33204VDG		SO-14 (Pb-Free)	55 Units / Rail
	MC33204VDR2G	1	SO-14	
	NCV33204DR2G*	$T_A = -55^{\circ} \text{ to } 125^{\circ}\text{C}$	(Pb-Free)	2500 Units / Tape & Reel
	NCV33204DTBR2G*	1 1 _A = -33 to 123 0	TSSOP-14 (Pb-Free)	2500 Units / Tape & Reel
	MC33204VPG		PDIP-14 (Pb-Free)	25 Units / Rail

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*}NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

MARKING DIAGRAMS



x = 1 or 2

A = Assembly Location

WL, L = Wafer Lot
 YY, Y = Year
 WW, W = Work Week
 G = Pb-Free Package
 Pb-Free Package


(Note: Microdot may be in either location)


^{*}This marking diagram applies to NCV3320xV

^{**}This marking diagram applies to NCV33202DMR2G


PACKAGE DIMENSIONS

PDIP-8 P, VP SUFFIX CASE 626-05 **ISSUE N**





NOTE 5



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: INCHES.
 3. DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACKAGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
 4. DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS ARE
- NOT TO EXCEED 0.10 INCH.

 5. DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR TO DATUM C.
- DIMENSION ES IS MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.


 DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE LEADS, WHERE THE LEADS EXIT THE BODY.

 PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE CONNECTED)
- CORNERS).

	INCHES		MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α		0.210		5.33
A1	0.015		0.38	
A2	0.115	0.195	2.92	4.95
b	0.014	0.022	0.35	0.56
b2	0.060	TYP	1.52	TYP
С	0.008	0.014	0.20	0.36
D	0.355	0.400	9.02	10.16
D1	0.005		0.13	-
E	0.300	0.325	7.62	8.26
E1	0.240	0.280	6.10	7.11
е	0.100	BSC	2.54	BSC
eВ		0.430		10.92
L	0.115	0.150	2.92	3.81
M		10°		10°

PACKAGE DIMENSIONS

SOIC-8 NB CASE 751-07 **ISSUE AK**



- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.


 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.

 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) DEB EIDE.
- PER SIDE.
 5. DIMENSION D DOES NOT INCLUDE DAMBAR 5. DIMENSION D DUES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

 6. 751–01 THRU 751–06 ARE OBSOLETE. NEW CONDITION DE
- STANDARD IS 751-07.

	MILLIMETERS		INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.80	5.00	0.189	0.197	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27	7 BSC	0.050 BSC		
Н	0.10	0.25	0.004	0.010	
J	0.19	0.25	0.007	0.010	
K	0.40	1.27	0.016	0.050	
M	0 °	8 °	0 °	8 °	
N	0.25	0.50	0.010	0.020	
S	5.80	6.20	0.228	0.244	

SOLDERING FOOTPRINT*





SCALE 6:1

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

Micro8 **DM SUFFIX** CASE 846A-02 **ISSUE H**





NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.


 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

 5. 846A-01 OBSOLETE, NEW STANDARD 846A-02.

	М	ILLIMETE	RS	INCHES		
DIM	MIN	NOM	MAX	MIN	MOM	MAX
Α			1.10			0.043
A1	0.05	0.08	0.15	0.002	0.003	0.006
b	0.25	0.33	0.40	0.010	0.013	0.016
С	0.13	0.18	0.23	0.005	0.007	0.009
D	2.90	3.00	3.10	0.114	0.118	0.122
E	2.90	3.00	3.10	0.114	0.118	0.122
е		0.65 BSC		0.026 BSC		
L	0.40	0.55	0.70	0.016	0.021	0.028
HE	4.75	4.90	5.05	0.187	0.193	0.199


SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

PDIP-14 CASE 646-06 ISSUE R



NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: INCHES.
 3. DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACKAGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
 4. DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS ARE NOT TO EXCEED 0.10 INCH.
 5. DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR TO DATUM C. TO DATUM C.
 DIMENSION E3 IS MEASURED AT THE LEAD TIPS WITH THE

- DIMENSION ES IS MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.


 DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE LEADS, WHERE THE LEADS EXIT THE BODY.


 PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE


	INC	INCHES MILLIME		ETERS
DIM	MIN	MAX	MIN	MAX
Α		0.210		5.33
A1	0.015		0.38	
A2	0.115	0.195	2.92	4.95
b	0.014	0.022	0.35	0.56
b2	0.060	0.060 TYP		TYP
С	0.008	0.014	0.20	0.36
D	0.735	0.775	18.67	19.69
D1	0.005		0.13	
Е	0.300	0.325	7.62	8.26
E1	0.240	0.280	6.10	7.11
е	0.100	BSC	2.54	BSC
eВ		0.430		10.92
L	0.115	0.150	2.92	3.81
M		10°		10°


PACKAGE DIMENSIONS

SOIC-14 CASE 751A-03 ISSUE K









- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.


 2. CONTROLLING DIMENSION: MILLIMETERS.

 3. DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION, ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF AT MAXIMUM MATERIAL CONDITION.

 4. DIMENSIONS D AND E DO NOT INCLUDE MOI D PROTRUSIONS.
- MOLD PROTRUSIONS.

 5. MAXIMUM MOLD PROTRUSION 0.15 PER

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	1.35	1.75	0.054	0.068
A1	0.10	0.25	0.004	0.010
А3	0.19	0.25	0.008	0.010
b	0.35	0.49	0.014	0.019
D	8.55	8.75	0.337	0.344
E	3.80	4.00	0.150	0.157
е	1.27	BSC	0.050	BSC
Н	5.80	6.20	0.228	0.244
h	0.25	0.50	0.010	0.019
L	0.40	1.25	0.016	0.049
М	0 °	7 °	0 °	7 °




DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

TSSOP-14 CASE 948G ISSUE B



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
- CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- CONDITION.

 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY
- REFERENCE ONLY.
 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE –W–.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	BSC	0.026 BSC	
н	0.50	0.60	0.020	0.024
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
Г	6.40	BSC	0.252	BSC
М	0 °	8 °	0 °	8 °

SOLDERING FOOTPRINT 7.06 1 0.65 PITCH 14X 0.36 DIMENSIONS: MILLIMETERS

Micro8 is a trademark of International Rectifier.

ON Semiconductor and was are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative