

# Indirect memory decoding for vector access

J.-L. DEKEYSER\*  
P. PREUX\*

\* LIPL - USTLFA Cité scientifique 59655 Villeneuve D'Ascq FRANCE

## Abstract

An attached array-processor architecture, called WEST co-processor, is proposed in this paper. This WEST architecture is composed of the following units : a control module for memory access which allows indirect memory access for vector element gathering / scatter, multi-SIMD processing unit including several vector processors performing vector functions over same or different elements, one or more scalar processors for reduction operation processing, a multi-access memory ensuring 16 simultaneous inputs or outputs. The memory address management unit is completely specified and some examples of tasks achievement are demonstrated. This new approach of array-processor should allow to execute efficiently vector algorithms referencing randomly distributed data instead of traditional scientific algorithms as matrices and array manipulation.

## Introduction

There are two types of vector processing : vector pipeline

and array processor.  
The concept of pipeline processing is similar to assembly lines in a factory. The pipeline consists of a cascade of processing stages. Each stage performs arithmetic or logic operations over a data stream crossing the pipeline. The final result is produced by the last stage. This approach is used in the most recent supercomputers : CRAY, ETA 10, IBM 3090/VF600...

An array processor consists of multiple processing elements (PEs). An array processor can handle Single Instruction and Multiple Data streams (SIMD). It is specially designed to perform vector computations of matrices or arrays of data. The most popular array processors are : ILLIAC IV, BSP, Pepec, FPS...

The WEST project consists to design a user-friendly environment for work-stations in vector programming context. It consists of several parts : vector language [1] [2], debugging tools, simulation tools, ... One part of this project is the development of attached array-processor.

Vector algorithms evolution [3] obliged programmers to use more and more sparse vector operations. Index vectors control access to the sparse vectors : gather / scatter. WEST aims to address management unit (MAMU). Effective addresses are processed by this MAMU independently of processors. A multi-access memory (MAM), that provides simultaneously 16 inputs or outputs, ensures a constant data stream by deleting conflicting access to the same memory bank. Once the global WEST architecture has been defined, a detailed simulation of each functional unit is set in motion.

After a general presentation of the attached array-processor, we will present a detailed account of the MAMU. Finally, some examples of communication protocols will be demonstrated.  
The WEST computer comprises the following units (fig 1) :  
- the sequencer : it controls data transfers between the different units. It also dispatches the processing of vector functions over all the active units to satisfy the host computer requests.  
- vector processors (VP) : each one consists of sixteen processor elements (PE) executing similar vector functions simultaneously over sixteen different sets of data.

## 1.1. Introduction

### 1. The array-processor architecture

### 1.3. The vector processors (VP)

Each of the VP consists of sixteen processing elements (fig 2). They are connected to the MAMU via a multi-bus of data (MBD) - sixteen buses of 32 bits. Each bus is linked to the PE bus. Controlled by the sequencer, they load and unload the data into their bus and perform specific tasks contained in ROMs and RAMs. Once finished, each PE sends a synchronization signal. The sixteen signals (one signal per PE from the same VP) are expected in order to send to the sequencer one single signal which signifies the end of operation. Each PE register forms a sixteen length vector register at the VP level. The set of vector instructions can use explicitly these vector registers.  
The use of several VPs permits two types of functions :  
- SIMD : all the VPs carry out the same vector function on slices of sixteen different data. The VPs are de-synchronized to allow multiplexing of data in the multi-bus.  
- MSMIMD (Multi-SIMD) : each VP carries out a different vector function. This technique is very efficient for vectors which are shorter than sixteen.

### 1.2. The sequencer

The sequencer responds to two different types of activities. On the one hand, it controls the MAMU to manage communications without producing conflict between the units. Several control signals select the type of data, input or output, the direct or indirect access to the memory and the type of communication with MAMU and the different units. Synchronization lines trigger the transfers and ensure that the end of the transfer is taken into account. Supplementary lines specify the length of the vectors, addresses of data vector and index vector. On the other hand, it triggers the VPs and the SP. It controls these units and tells them which task to perform and here too synchronization lines trigger and ensure that the end of operation is taken into account. A sequencer specific memory contains global vector functions which must be carried out to satisfy the requests of the host machine.

### 1.4. The scalar processor (SP)

The SP is connected to the MBD. It performs reduction vector operations on sixteen different elements of the same vector. As with PEs, it has a RAM and ROM which ensure the storage of micro-functions, as well as certain numbers of vector and scalar registers directly accessible by the set of vector instructions. It takes its loading, unloading and task trigger from the sequencer. The result produced will be placed in one of the sixteen MBD buses. Synchronization mechanisms allow communication between the SP and the sequencer.



Each plan is composed of sixteen interleaved banks. Sixteen simultaneous inputs are executed in sixteen different plans: simultaneously multiple access is therefore guaranteed in the input independently of the addresses produced. In the case of sixteen outputs, two different possibilities

- in the case of one output based on sixteen contiguous addresses, the sixteen outputs are executed simultaneously in the sixteen banks. This is the case for each of the sixteen plans keeping coherence between the plans.  
- if the sixteen addresses are randomly distributed, the sixteen outputs are realized simultaneously for all the sixteen outputs are realized in sixteen FIFOs (one per bank) and the outputs are temporary stored in sixteen FIFOs (one per address at the top of the list until the sixteen FIFOs are empty).  
The asynchronous character of the MAMU / MAM communications is advantageous in the definition of this memory.

◆ An elementary memory point offering sixteen parallel accesses in either input or output suppresses the access conflict. Sixteen address decoders in parallel select the same memory point. This memory point possesses an access time of the same order as that of traditional memories. Its integration complexity is nevertheless more advanced. Studies of function of the memory in

the use of a multi-plans memory composed of sixteen identical memory plans each containing a copy of the memory. alignment network [4].

◆ A MAM simulation uses classic memory technologies and techniques, but this does not ensure effective simultaneous access in case of conflict. Various techniques for this simulation are possible:

Different approaches are envisaged:

The MAM communicates with the MAMU in asynchronous mode.

This memory possesses two essential characteristics:  
- it authorizes sixteen simultaneous accesses to any sixteen words;  
- the accesses are either all inputs or all outputs. The PE (STORE, LOAD).

### 1.5. The 16 accesses memory (MAM)

Fig. 2 : Internal structure of a VP




Fig 1 : The WEST architecture with 4 VPs





Fig 3 : General structure of the MAMU



The MAMU is connected to all the active units of WEST : the sequencer, the MAM, the VPs and the SP. The junctions between MAMU and sequencer consists of :

- one  $r/w$  line
- one  $d/i$  line denoting the data format (simple or double precision)
- one  $d/i$  denoting the addressing mode (direct or indirect)
- one  $l/p$  denoting the transfer class (between processor to memory or memory to memory)
- 2 address buses IND and V
- 2 synchronization lines sequencer / UGAM :
- MSYN : releasing activities from the sequencer
- SSYN : completion of activity from the MAMU

The 4 lines  $r/w$ ,  $f/d$ ,  $d/i$ ,  $l/p$  define the task to execute by the MAMU. Table 1 indicates the different tasks to perform according to the values of these four input lines.

The connections with the VPs just consist of 16 bi-directional data buses. The sequencer synchronizes the exchanges between VP and MAMU via LOAD / STORE vector instructions.

Connections with the SP are made of 16 uni-directional

## 2.1. MAMU's external connections

- control unit
- address production unit
- address / data exchange unit

of this unit (fig 3) :

## 2. Specification of the memory address management unit (MAMU)

After specifying the meaning of signals in input and output, we will present a detailed account of the three main parts

The MAMU function is to organized the data stream between memory and processors. It executes in a vector way the direct access to the memory without external intervention. Transfers MAM to MAM are exclusively processed by the MAMU. The sequencer sends a request to the MAMU, specifies the addresses, the type of data and the type of access. Synchronization lines allow communication between sequencer and MAMU and between MAM and MAMU.

### 1.6. The memory address management unit (MAMU)

Finally, the host computer integrates the MAM in its memory space by a direct access via its own bus. A specific interface connects the host bus to one among sixteen buses of the multi-bus. A supplementary line selects the communication type : MAM / host or MAM / MAMU.

The length of the vector which is to be processed determines the number of the first lines to be selected. This interface also includes a read / write line and two synchronization lines connected to the MAMU. When the selection lines and the buses contain data, the MSYN is released. When the memory access, the MAM can release the SSYN.

Finally, the host computer integrates the MAM in its memory space by a direct access via its own bus. A specific interface connects the host bus to one among sixteen buses of the multi-bus. A supplementary line selects the communication type : MAM / host or MAM / MAMU.



1 - this means that the effective address of A(0) is a

Table 1 : Different operations realized by the MAMU

In this table, A and D are simple precision vectors, AD and DD double precision vectors, I is an index vector and MBD the multi-bus of data

Operation	f/d	I/p	d/i	r/w
external scatter of doubles : AD (I) $\Leftarrow$ MBD	0	0	0	1
external gather of doubles : MBD $\Leftarrow$ AD (I)	0	0	1	0
external writing of doubles : AD $\Leftarrow$ MBD	0	1	0	0
external reading of doubles : MBD $\Leftarrow$ AD	1	0	0	0
internal scatter of doubles : AD (I) = DD	0	1	0	0
internal gather of doubles : AD = DD (I)	1	0	1	0
transfer of doubles : AD = DD	0	1	1	0
external scatter of simplices : A (I) $\Leftarrow$ MBD	1	0	0	0
external gather of simplices : MBD $\Leftarrow$ A (I)	0	0	1	0
external writing of simplices : A $\Leftarrow$ MBD	0	1	0	0
external reading of simplices : MBD $\Leftarrow$ A	1	0	0	0
internal scatter of simplices : A (I) = D	0	1	0	0
internal gather of simplices : A = D (I)	1	0	1	0
transfer of simplices : A = D	0	1	1	0

e) the performances of WEST mainly depend of the more CPU time-consuming the vector functions are, the less the MBD is loaded. This will have to be taken into account by the vector functions (sin, cos, exp, log, ...) and possibility for the user to create its own functions.

d) the sequencer has a key-role in the execution of vectorial functions. Its load depends on the number of units. To avoid an overload risk, the spread of the vectorial functions over the processors is handled at compile-time by the host machine depends on the number of PEs and the number of VPs.

c) the complexity concerning the connections between the MAMU and the different units (approximately 3500 wires for 4 VPs of 16 PEs each) seems to be the most awkward point of this solution. To solve this problem, a few ways have to be considered (such as multiplexing optical fibers) and then the wires number can be reduced by decreasing the number of PEs per VP. Simulations will allow us to evaluate the performances which depends on the number of PEs and the number of VPs.

b) the integration complexity of MAM comes up against the actual technological possibilities. A simulation of this kind of memory using multi-integrated memory banks eliminates most of the cases of conflicts and offers performances close to the optimal solution using actual technologies.

a) traditional integrated memory banks do not permit an efficient multi-access to the same bank : a temporary storage mechanism is required. At the opposite, the MAM put the access conflict back to the memory word level. A hardware mechanism taking account of writing priorities removes the sequential accesses caused by conflicts. This kind of memory always replies in a constant time whatever the generated addresses are.

The strict definition and studies of the other units of WEST are in progress. Simulations, using the LIPDO system [5], will allow to validate their mechanisms. Following these former concepts, a few remarks can be achieved :

being stored in C (fig 6)

- C = A + B : addition of A and B by the PEs, the result under the control of the index vector I with LG = 16 (fig 5)

- A = B (I) : internal assignment of the gather of B (fig 4)

- A = B : internal assignment of B in A with LG = 16 described. These examples are :

for three operations. The actions realized by each unit are also between the sequencer, the MAMU, and the processors.

Now, we demonstrate the communication protocol

### 3. Communication protocols study

(d/i) = 0 - to realize internal gather / scatter (A = B(I) or A(I) operations in the MAMU (I/p) = 0) in indirect addressing mode

of vectorial data. These latches must be used to perform internal

set of 16 latches (TMP) eventually achieving a temporary storage

This unit is composed of a multi-bus of data (MBD) and a

significant words and most significant words accesses. An access

significant words is also decomposed in two parts : less

significant words and then access them.

accessed. The IAPU computes the effective addresses of the most

addresses of the less significant words. Then, these words are

to the MAM performs the reading of the index vector elements

significant words and most significant words accesses. An access

This operation is also decomposed in two parts : less

significant words and then access them.

accessed. The IAPU computes the effective addresses of the most

addresses of the less significant words. Then, these words are

to the MAM performs the reading of the index vector elements

significant words and most significant words accesses. An access

This operation is also decomposed in two parts : less

significant words and then access them.

accessed. The IAPU computes the effective addresses of the most

addresses of the less significant words. Then, these words are

to the MAM performs the reading of the index vector elements

## 2.2. The control unit (CU)

This unit controls the whole MAMU's activities. CU receives the requests from the sequencer, emits requests to the MAM and manages the data and the addresses streams inside the MAMU. Its action is totally fixed by the four inputs  $r/w$ ,  $f/d$ ,  $d/i$  and  $I/p$  when MSYN is validated by the sequencer. The parameters of the memory access are memorized from IND, V and LG buses. LG allows to specify which buses carry valid informations.

The address production unit computes the effective addresses for vector accesses. It is divided in two parts. On the one hand, the direct address production unit (DAPU) is used for all memory accesses. On the other hand, the indirect address production unit (IAPU) is only used when an indirect mode access is performed.

DAPU and IAPU are mainly composed of adders.

There are 4 different kinds of effective address computing :

accessing A, a simple precision vector

Let  $\alpha$  be the base address of A, which is read on IND bus. By incrementation of  $\alpha$ , the DAPU computes the effective addresses :

$A(0) \equiv \alpha + 1, \dots, A(LG-1) \equiv \alpha + LG - 1$

These LG addresses are placed on the multi-bus of address. The access to the MAM can be performed.

accessing A, a double precision vector

A double precision data is stored in two contiguous memory words. The access to this kind of vector is composed of two phases : less significant words accesses followed by the most significant words accesses. The DAPU computes the addresses of the less significant words. A first memory access is performed while the DAPU computes the addresses of the most significant words. When the first access is completed, a second access is performed.

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector



accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector

accessing indirectly A, a simple precision vector, using I as an index vector



Fig 5 : Communications protocol for the operation  $A = B(I)$ Fig 4 : Communications protocol for the operation  $A = B$ 



"Technical report on the vectorization of GEANT3",  
Proceedings of the workshop on SSC simulation Argonne Illinois

Methods in Physics Research A264(1988) 291-296

[3] J.-L. DEKEYSER, "Vectorization of the GEANT3  
geometrical routines for a Cyber 205", Nuclear Instruments and

[2] V CHANDRA, J.-L. DEKEYSER, F HANNEDOUCH, G  
RICCARDI, J VAGI, "AFTRAN: array FORTRAN programming  
language", FSU-SCRI-89T-16

[1] J.-L. DEKEYSER, F HANNEDOUCH, G RICCARDI,  
J. VAGI, "The AFTRAN vector preprocessor project", FSU-SCRI-  
88-43 Tallahassee Florida

[5] P. BAKOWSKI, "LIDO - A Silicon Compiler  
Preprocessor", Microprocessing and Microprogramming - 1987,  
number 20, p 167-172

[4] P. PREUX, "Conceptual studies of an inter  
connection network for array-processor", Mémoire de DEA - LIPL  
USTLFA Villeneuve D'Ascq

August 1987

### Bibliography

Fig 6 : Communications protocol for the operation  $A = B + C$

