Indirect memory decoding for vector access

\* LIFL - USTLFA Cité scientifique 59655 Villeneuve D'ascq Cedex FRANCE

# P. PREUX\*

. the scalar processor (SP): it produces a scalar result from sixteen data onwards. It is used to execute vector reduction

sixteen inputs or outputs simultaneously for any sixteen addresses.

functions.

centralizing the control. the sequencer sixteen addresses and sixteen data simultaneously. It effects locally the indirect access necessary to process gather and scatter. The VP and SP share the MAM in turn, the sequencer ensures the transfer of data between the different units, controlled by the sequencer by using a multi-bus which allows transfers of controlled the sequencer by using a multi-bus which allows transfers of the sequencer by using a multi-bus which allows transfers of controlled the sequencer of t

1.2. The sequencer

Several control signals select the type of data, input or output, the different communication with MAMU and the different units. Synchronization lines trigger the transfers and ensure that the end of the transfer in taken into account. Supplementary lines specify of the transfer in taken into account. Supplementary lines specify communications without producing conflict between the units. The sequencer responds to two different types of activities. On the one hand, it controls the MAMU to manage

1.3. The vector processors (VP) satisfy the requests of the host machine. Synchronization unes urgget nie usnsters and ensure unst ine end of the transfer in taken into account. Supplementary lines specify the length of the vectors, addresses of data vector and intes vectors, addresses of data vector and intes vectors, addresses of data vector and intes vector. On the other hand, it triggers the VPs and the SP. It controls these units and tells them which task to perform and here operations is taken into account. A sequencer specific memory operation is taken into account. A sequencer specific memory contains global vector functions which must be carried out to saisfy the requests of the host machine.

Each of the VP consists of sixteen processing elements (fig 2). They are connected to the MAMU via a multi-bus of data (MBD - sixteen buses of 32 bits). Each bus is linked to the PE bus permanently. The PE work autonomously and asynchronisticly. Controlled by the sequencer, they load and unload the data into their bus, and parform specific tasks contained by the sequencer.

The use of several  $\ensuremath{\mathrm{VPs}}$  permits two types of functions : And a first place of the sequences, mey load and unload the data into their bus and perform specific tasks contained in ROMs and RAMs.

Once finished, each PE sends a synchronization signal. The sixteen signals (one signal per PE from the same VP) are expected in order to send to the sequencer one single signal which signifies the end of operation. Each PE register forms a sixteen length vector register at the VP level. The set of vector instructions can use explicitly these vector registers.

The use of several VPs permits two tymes of functions.

MSIMD (Multi-SIMD) : each VP carries out a different SIMD: all the VPs carry out the same vector function on slices of sixteen different data. The VPs are de-synchronized to allow multiplexing of data in the multi-bus.

shorter than sixteen.. vector function. This technic is very efficient for vectors which are

1.4. The scalar processor (SP)

The SP is connected to the MBD. It performs reduction vector operations on sixteen different elements of the same vector. As with PEs, it has a RAM and ROM which ensure the storage of micro-functions, as well as certain numbers of vector and scalar registers directly accessible by the set of vector instructions. It takes its loading, unloading and task trigger from the sequencer. The result produced will be placed in one of the sixteen MBD buses. Synchronization mechanisms allow communication between the SP and the sequencer.

.  $\frac{\text{vector processors}}{\text{PE}}$  (VP) : each one consists of sixteen ocessor elements (PE) executing similar vector functions multaneously over sixteen different sets of data.

er all the active units to satisfy the host computer requests.

the sequencer; it controls data transfers between the fferent units. It also dispatches the processing of vector functions

The WEST computer comprises the following units (fig 1):

## 1. The array-processor architecture

After a general presentation of the attached array-occssor, we will present a detailed account of the MAMU. nally, some examples of communication protocols will be nctional units is set in motion.

outputs, ensures a constant data stream by deleting conflicting conflicting chirecture has been defined, a detailed simulation of each chirecture has been defined, a detailed simulation of each

Le account of these indirect memory accesses by the memory diess management unit (MAMU). Effective addresses are occased by this MAMU independently of processors. A multicess memory (MAM), that provides simultaneously 16 inputs or cess memory (MAM), that provides simultaneously 16 inputs or constant data stream by deleting conflicting

Vector algorithms evolution [3] obliged programmers to se more and more sparse vectors operations. Index vectors control as access to the sparse vectors; gather \ scatter, WEST aims to a scoping of the sparse vectors;

The minimum for work-stations in vector programming context. It meanings to several parts: vector language [1] [2], debugging tools, mulation tools, ... One part of this project is the development of asched stray-processor.

An array processor consists of multiple processing ements (PEs). An array processor can handle Single Instruction ad Multiple Data streams (SIMD). It is specially designed to efform vector computations of matrices or arrays of data. The strom vector computations are: ILLIAC IV, BSP, Pepe, FPS...

sets stream crossing the pipeline. The final result is produced by the last stage. This approach is used in the most recent approachers: CRAY, ETA 10, IBM 3090/vf600... ages. Each stage performs arithmetic or logic operations over a

The concept of pipeline processing is similar to assembly nes in a factory. The pipeline consists of a cascade of processing

Introduction

rocessing, a multi-access memory ensuring 16 simultaneous rocessing, a multi-access memory ensuring 16 simultaneous rocessing, a multi-access memory address management unit is ompletely specified and some examples of tasks achievement are emoisured. This new approach of array-processor should allow a execute efficiently vector algorithms referencing randomly a execute of training simultaneous data instead of traditional scientific algorithms as arrices and array manipulation.

ectors, one or more scalar processors for reduction operation

An attached array-processor architecture, called WEST conposed of the following units: a control module for memory occess which allows indirect memory access for vector element gener | scatter), multi-SIMD processing unit including several efforts of the following vector tampor over tampor of different actions to the processors over tampor of different efforts of the following vector functions over tampor of different efforts of the following sector functions over tampor of different efforts of the following vector functions over tampor of different efforts of the following vector functions over tampor of the following tampor of tampor of the following tampor of the following tampor of the following tampor of t

Abstract

There are two types of vector processing: vector pipeline

nd array processor.

noisiluqinam yana bas esomen.

The WEST project consists to design a user-friendly




Fig I: The WEST architecture with 4 VPs




Fig. 2: Internal structure of a VP

Each plan is composed of sixteen interleaved banks. Sixteen simultaneous inputs are executed in sixteen different plans: simultaneous multiple access is therefore guaranteed in the input independently of the addresses produced. In the case of sixteen outputs, two different possibilities

- in the case of one output based on sixteen contiguous addresses, the sixteen outputs are executed simultaneously in the sixteen banks. This is the case for each of the sixteen plans the sixteen banks. This is the case for each of the sixteen plans the sixteen plans.

- if the sixteen addresses are randomly distributed, the sixteen outputs are temporary stored in sixteen FIFOs (one per bank) and the outputs are realized simultaneously for all the addresses at the top of the list until the sixteen FIFOs are empty.

♦ An elementary memory point offering sixteen parallel accesses in either input or output suppresses the access conflict. Sixteen address decoders in parallel select the same memory point possesses an access time of the same order as that of traditional memories. Its integration complexity is order as that of traditional memories. Its integration complexity is nevertheless more advanced. Studies of function of the memory in

## 1.5. The 16 accesses memory (MAM)

sixteen words; it suthorizes sixteen simultaneous accesses to any This memory possesses two essential characteristics:

, the accesses are either all inputs or all outputs. The PEs  $\,$ 

of anyone VP possesses the same output or input instruction (STORE, LOAD).

The MAM communicates with the MAMU in asynchronic

mode,

: ə[dissoq and technics, but this does not ensure effective simultaneous access in case of conflict. Various technics for this simultaneous A A MAM simulation uses classic memory technologies

Different approaches are envisaged:

alignment network [4]; the use of interleaved memory banks connected to an

the use of a multi-plans memory composed of sixteen identical memory plans each containing a copy of the memory.

: (E git) tinu sidt to

- control unit
- address production unit
- address / data exchange unit
- 2.1. MAMU's external connections

vector length LG on a 4-bits bus The MAMU is connected to all the active units of WEST: the sequencer, the MAM, the VPs and the SP. The junctions between MAMU and sequencer consists of:

one I/w line

double precision) line denoting the data format (simple or b/l ano.

i/b əno . (1091ibni denoting the addressing mode (direct or

(between class one l/p denoting the transfer

V address buses IND and V. processor to memory or memory to memory)

SSYN: completion of activity from the MAMU MSYN: releasing activities from the sequencer . A synchronization lines sequencer / UGAM:

perform according to the values of these four input lines. to execute by the MAMU. Table I indicates the different tasks to The 4 lines 1/w , f/d , d/i , l/p define the task

Connections with the SP are made of 16 uni-directional The connections with the VPs just consist of 16 bidirectional data buses. The sequencer synchronize the exchanges between VP and MAMU via LOAD / STORE vector instructions.

VSI sre being carried out at the moment. On the other hand, we approaches in 3-dimensional integrated circuits seem very inactive. The MAM interface is composed of sixteen bi-clection lines; each of which is linked to a link bus: data bus \ datess bus. The length of the vector which is to be processed etermines the number of the first lines to be selected.

This interface also includes a read \( \) vertex with a processed the number of the first lines to be selected.

This interface also includes a read / write line and two ynchronization lines connected to the MAMU. When the election lines and the buses contain data, the MSYN is released. When the memory access, the MAM can release the SSYN.


Finally, the host computer integrates the MAM in its nemory space by a direct access via its own bus. A specific refrace connects the host bus to one among sixteen buses of the rulii-bus. A supplementary line selects the communication type:

### (UMAM) 1.6. The memory addresses management unit

datesses, the type of data and the type of access. The type of access and MAMU. ne sequencer sends a request to the MAMU, specifies the direct access to the memory without external intervention. Tarrefers MAM to MAM are exclusively processed by the MAMU. The MAMU function is to organized the data stream etween memory and processors. It executes in a vector way the

### (UMAM) tinu tnamaganam 2. Specification of the memory address

After specifying the meaning of signals in input and upput, we will present a detailed account of the three main parts



Vig 3: General structure of the MAMU

computes the effective addresses of: Let  $\alpha$  the base address of A be read on bus V, and Y, the base address of I, be read on the bus IND. The DAPU

 $I(0) \equiv \gamma$ ,  $I(1) \equiv \gamma + 1$ , ...  $I(LG-1) \equiv \gamma + LG - 1$ .

computes the effective addresses of the elements: A reading access to the MAM is performed to load the effective value of the indexes into the MAMU. Then, the IAPU

 $A(I(0)) \equiv \alpha + I(0), A(I(1)) \equiv \alpha + I(1), ...,$ 

 $A(I(LG-I)) \equiv \alpha + I(LG-I).$ 

A second access to the MAM is performed.

I as an index vector A accessing indirectly A, a simple precision vector, using

significant words and then access them. addresses of the less significant words. Then, these words are accessed. The IAPU computes the effective addresses of the most similar of the most This operation is also decomposed in two parts: less significant words and most significant words accesses. An access to the MAM performs the reading of the index vector elements which are directed to the IAPU. This one computes the effective which are directed to the IAPU. This one computes the effective which are directed to the IAPU.

## 2.4. The address / data exchange unit

(I)A to (I)B = A) seatler  $\backslash$  scatter as internal pather + (0 = = obom gaissərbbs təətibni ni (0 = operations in the MAMU ( Vp of vectorial data. These latches must be used to perform internal This unit is composed of a multi-bus of data (MBD) and a set of 16 latches (TMP) eventually achieving a temporary storage

## 3. Communication protocols study

Now, we demonstrate the communication protocol between the sequencer, the MAMU, the MAM and the processors, for three operations. The actions realized by each unit are also described. These examples are:

91 => DJ ditw A ni B in the managizate lampini : B = A -

being stored in C (fig 6) of B internal assignment of the gather of B moder the control of the index vector I with LG <=16 (fig 5)

#### Conclusion

concepts, a few remarks can be achieved: The strict definition and studies of the other units of WEST are in progress. Simulations, using the LIDO system [5], will allow to validate their mechanisms. Following these former

a constant time whatever the generated addresses are. an effective multi-access to the same bank: a temporary storage mechanism is required. At the opposite, the MAM put the access conflict back to the memory word level. A hardware mechanism taking account of writing priorities removes the sequential accesses caused by conflicts. This kind of memory always replies in a constant time whatevet the generated addresses are a) traditional interleaved memory banks do not permit

solution using actual technologies. the sectial technological possibilities. A simulation of this kind of memory using multi interleaved memory banks eliminates most of the cases of conflicts and offers performances close to the optimal orbition using actual rechnologies. b) the integration complexity of MAM comes up against

number can be reduced by decreasing the number of PEs per VP. Simulations will allow us to evaluate the performances which depends on the number of PEs and the number of VPs. c) the complexity concerning the connections between the MAMU and the different units (approximately 3500 wires for 4 VPs of 16 PEs each) seems to be the most awkward point of this solution. To solve this problem, a few ways have to be considered (such as multiplexing optical fibers) and then the wires mumber can be reduced by decreasing the number of PEs per VP.

d) the sequencer has a key-role in the execution of vectorial functions. Its load depends on the number of units. To avoid an overload risk, the spread of the vectorial functions over the processors is handled at compile-time by the host machine

e) the performances of WEST mainly depend of the functions to execute. As the VPs have their own registers, the more CPU time-consuming the vector functions are, the less the vectorial machine language which includes a lot of advanced vector functions (sin, cos, exp, log, ...) and possibility for the user to create its own functions.

data bus to store the result. data buses to load the data in the SP, and one uni-directional

The connections to MAM have been described in section

2.2. The control unit (CU)

This unit controls the whole MAMU's activities. CU receives the requests from the sequencer, emits requests to the MAM and manages the data and the addresses streams inside the

MAMU. Its action is totally fixed by the four inputs  $\sqrt{w}$  ,  $\sqrt{w}$ 

parameters of the memory access are memorized from IND, V and LG buses. LG allows to specify which buses carry valid d/i and l/p when MSYN is validated by the sequencer. The

2.3. The address production unit (APU)

.snottemnotat

addresses for vector accesses. It is divided in two parts. On the one hand, the direct address production unit (DAPU) is used for production unit (IAPU) is only used when an indirect mode access is nerformed. is periormed. The address production unit computes the effective

There are  $4\ \mbox{different}$  kinds of effective address computing : DAPU and IAPU are mainly composed of adders.

bus. By incrementation of  $\ensuremath{\alpha}$  the DAPU computes the effective Let OX be the base address of A, which is read on IMD A accessing A, a simple precision vector

 $A(0) \equiv \alpha^{1}, A(1) \equiv \alpha + 1, \dots A(LG-1) \equiv \alpha + LG - 1$ 

A accessing A, a double precision vector These LG addresses are placed on the multi-bus of address. The access to the MMA can be performed.

A double precision data is stored in two contiguous memory words. The access to this kind of vector is composed of two phases: less significant words access followed by the most significant words access. The DAPU computes the addresses of the instanced while the DAPU computes the addresses of words. When the first access is completed, a second access is performed words.

♦ accessing indirectly A, a simple precision vector, using I as an index vector


M32—369//	The state of the s	_	_	_	7
A $\Longrightarrow$ GRD $\Longleftrightarrow$ A $\Longrightarrow$ CI (I) A : selimples : MBD $\Longleftrightarrow$ CI (I) A : selimples To Table Ta	internal sca internal gat	I 0 I	I 0 0 I	I I I 0	I I I I
iting of simples : A 💳 MBD	ехієпаї мі	0	I	0	I
ther of simples : MBD $\Longleftrightarrow$ (I)	external ga	. ı	0	0	I
$GRM \Longrightarrow (I) A : solgmis to rotte$	external sc	. 0	0	0	I
ading of doubles: MBD $\rightleftharpoons$ AD sites of doubles: AD (I) = DD (I) ther of doubles: AD = DD (I)	sos ismonini . Internal ga	. I	I 0 0 I	I I I O	0 0 0
riting of doubles : AD $\Longrightarrow$ MBD	w [external w	0	I	0	0
ther of doubles : MBD $\rightleftharpoons$ AD (I)	external ga	I	0	0	0
Catter of doubles : AD (I) 💳 MBD	external se	I	0	0	0
noir	- Oper	/1	I/P	ďЛ	P/J

multi-bus of data In this table, A and D are simple precision vectors, AD and DD double precision vectors, I is an index vector and MBD the

Table I: Different operations realized by

UMAM 5dt

I- this means that the effective address of A(0) is a



independent activity

MBD: multi-bus of addresses

mactive

MBD: multi-bus of addresses

Fig 4: Communications protocol for the operation A = B




Fig 5: Communications protocol for the operation A = B (I)




Fig 6: Communications protocol for the operation A = B + C

[4] P. PREUX, "Conceptual studies of an inter connection network for array-processor", Mémoire de DEA - LIFL USTLFA Villeneuve D'Ascq

[5] P. BAKOWSKI, "LIDO - A Silicon Compiler Preprocessor", Microprocessing and Microporgramming - 1987 . number 20, p 167-172

[1]J-L. DEKEYSER, F. HANNEDOUCHE, G. RICCARDI, J. VAGI, "The AFTRAN vector preprocessor project", FSU-SCRI-

Bibliography

[2] V CHANDRA, 1-L DEKEYSER, F HANNEDOUCHE, language", FSU-SCRI-89T-16

[3] J-L. DEKEYSER, "Vectorization of the GEANT3 Reometrical routines for a Cyber 205", Nuclear Instruments and Methods in Physics Research A264(1988) 291-296

"Technical report on the vectorization of GEANT3", Proceedings of the workshop on SSC simulation Argonne Illinois

August 1987