

# 703308 VO High-Performance Computing WS2021/2022 Summary and Q/A

Philipp Gschwandtner

## Summary of This Entire Semester – Tons of Fun!

- Week 01: Motivation & A Crash Course in Parallel Hard- and Software
- Week 02: MPI Message Passing Interface
- Week 03: Measuring and Reporting Data
- Week 04: MPI Derived Datatypes and Virtual Topologies
- Week 05: 13 Dwarfs of HPC
- Week 06: MPI Groups, Communicators and One-Sided Communication
- Week 07: Debugging Parallel Programs
- Week 08: Domain Decomposition and Load Balancing
- Week 09: Performance Analysis with Scalasca
- Week 10: Expanding Horizons: Additional Programming Models
- Week 11: Node-Level Performance
- Week 12: SYCL, Celerity, and Accelerators

#### Motivation & A Crash Course in Parallel Hard- and Software

- what is parallelism, why do we need it?
  - applications and problems
  - "three walls"

- parallelism in hardware
  - ▶ HT, multi-/many-core, multi-CPU, clusters, NUMA, ...
- parallelism in software
  - > task & data parallelism, Flynn taxonomy, shared & distributed memory

### The Three Walls & Need for Parallelism in Hardware

#### power wall


 increase in transistors means increase in dynamic power consumption

#### memory wall

 growing speed disparity between computational units and memory


#### instruction-level parallelism (ILP) wall

 diminishing returns in overlapping in-core instruction execution




Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2019 by K. Rupp


# Forms of Parallel Hardware (Fictional Architecture)




single-core CPU




single-core CPU + HT



multi-core CPU + HT



shared memory node of multi-core CPUs + HT



cluster of shared memory nodes of multi-core CPUs + HT


## High-Level Types of Parallelism & Flynn's Taxonomy

#### data parallelism

 execute parts of the same task on different data simultaneously

#### task parallelism

 execute different tasks within the same problem simultaneously



Single Instruction
Single Data
(SISD)

Multiple Data
(SIMD)

Multiple Instruction
Single Data
(MISD)

Multiple Data
(MIMD)

## Shared/Distributed Memory Implications

#### shared memory


- direct data access hides access cost (interconnect and memory latency)
- very little explicit communication
  - frequently leads to race conditions
- can often be done incrementally from sequential code
- available memory scales with RAM of a single node (limiting factor – except for exotic hardware types such as SGI UV)

#### distributed memory


- data access cost (interconnect and memory) evident in the code
- a lot of explicit communication
  - frequently leads to deadlocks
- difficult to do incrementally, often all-or-nothing approach
- available memory scales with machine size (number of nodes)


# MPI - Message Passing Interface

- general concepts about MPI
  - characteristics
  - program model
  - startup
- point-to-point communication
- collective communication
- practical example




### Point-to-Point Communication vs. Collective Communication





# (Non-)Blocking and (A)Synchronous Communication cont'd



## Measuring and Reporting Data

- what and how to measure
  - time
  - time-dependent (speedup, efficiency, ...)
  - **FLOPS**
- use measurements to drive optimizations
  - Amdahl's law

how to report measurements


#### Time

#### wall time

- time measured by looking at the wall clock
- disregards degree of parallelism
- the default when talking "time"


#### cpu time

- wall time for each rank
- cumulative over all ranks, varies with degree of parallelism
- the default when talking "costs"



### Amdahl's Law cont'd


- law: speedup<sub>p</sub> =  $\frac{1}{r_S + \frac{r_p}{n}} = \frac{1}{\alpha + \frac{1-\alpha}{n}}$
- severely limits potential speedup, even for infinite parallelism
- example:  $\alpha = 0.2$  (=20 % sequential)
  - ideal speedup on 8 processors is 3.33
  - ideal speedup on ∞ processors is 5



## Strong vs. Weak Scalability

- scalability is (sort-of) a synonym for (good) speedup and efficiency
  - "program scales (linearly)" = program achieves linear speedup
- strong scalablity
  - how the program scales with a fixed problem size
- weak scalability
  - how the program scales when keeping the problem size proportional
  - important: how to scale the problem in proportion?

## Roofline Model



# How to Report Metrics? (Non-Exhaustive)

- How many repetitions of an experiment do I need to run?
  - A single run is enough, right?
  - Three runs is enough for averaging, right?
- Should I run on multiple systems?
  - Should their architecture differ?
- Should my experiments be reproducible?
  - What information is required to enable reproducibility?

- Do I show all collected data?
  - Do I select data, and if so, how?
  - Do I aggregate data, and if so, how?
  - Do I report absolute or relative values?
- Do I quantify the reliability of my data?
  - If so, how?
- ...

## Sequential Equivalence

#### strong sequential equivalence

- bitwise identical results
- requires preserving the order of computations compared to sequential version
- potentially big impact on performance (associativity, collective communication patterns, ...)

#### weak sequential equivalence

- mathematically equivalent but not bitwise identical (IEEE 754 float arithmetic is neither associative, nor commutative)
- does not require preserving the order of computations

#### Always check your requirements!


If your algorithm doesn't require a specific order, why should its implementation?

## MPI Derived Datatypes and Virtual Topologies


- derived datatypes
  - allows to send user-specific datatypes
- virtual topologies
  - adds semantic position information to ranks
- tales from the proseminar
  - off-topic topics

## Selection of MPI Derived Datatype Facilities


- MPI\_Type\_create\_struct(...)
  - specifies the data layout of user-defined structs (or classes)
- MPI\_Type\_vector(...)
  - specifies strided data, i.e. same-type data with missing elements
- MPI\_Type\_create\_subarray(...)
  - specifies sub-ranges of multi-dimensional arrays
- MPI\_Type\_contiguous(...)
  - specifies a user-defined contiguous type comparable to C arrays




# Properties of Cartesian Topologies



# Shifting & Slicing





#### Verification & Validation


- absolutely not the same thing, though often used synonymously
- verification means checking your implementation
  - ensure that implementation meets the specification
  - check that software output is correct
- validation means checking your specification
  - ensure that the specification meets requirements
  - check that software output serves the use case purpose


### 13 Dwarfs of HPC

- ▶ 1. Dense Linear Algebra
- 2. Sparse Linear Algebra
- 3. Spectral Methods
- ▶ 4. N-body Methods
- ▶ 5. Structured Grids
- ▶ 6. Unstructured Grids
- ▶ 7. Monte Carlo Methods


- ▶ 8. Combinational Logic
- ▶ 9. Graph Traversal
- ▶ 10. Dynamic Programming
- ▶ 11. Backtrack & Branch+Bound
- ▶ 12. Graphical Models
- ▶ 13. Finite State Machine


# Dense and Sparse Linear Algebra







# Spectral & N-body Methods







## Structured & Unstructured Grids








# Monte Carlo Methods & Graph Traversal







## Combinational Logic

- generally involves performing simple operations on large amounts of integer data
  - e.g. computing cyclic redundancy codes (CRC)
- often parallelizable on multiple levels
  - bit-level parallelism
  - block-level parallelism


```
uint8_t compute(uint8_t const msg[], int n) {
    uint8 t rem = 0;
    for (int byte = 0; byte < n; ++byte) {
        rem ^= (msg[byte] << (WIDTH - 8));</pre>
        for (uint8 t bit = 8; bit > 0; --bit) {
             if (rem & TOPBIT) {
                 rem = (rem << 1) ^ POLYNOMIAL;</pre>
             } else {
                 rem = (rem << 1);
    return (rem);
```


## Dynamic Programming & Backtracking/Branch+Bound





# Graphical Models & Finite State Machines







## MPI Groups, Communicators and One-Sided Communication

- communicators and groups
- one-sided communication

error handling



### MPI One-sided Communication



## Implications of One-sided Communication


#### several benefits

- allows dynamic access patterns (e.g. when target rank does not know number and ranks of origins)
- reduce synchronization overhead for multiple data transfers
- reduce management overhead on receiver side (e.g. tag matching)
- performance gain
- reduce coding effort on receiver side

#### drawbacks

- no send/receive matching
- operations are not explicitly visible on the receiver side
- user often responsible for correct order of reads/writes (race conditions)
- only non-blocking communication

# Ghost Cell Exchange (Message Passing vs. Shared Memory Access)




## Debugging Parallel Programs

### functional debugging

- generic guidelines
- serial debugging
- parallelism-specific debugging

### performance debugging

- generic guidelines
- serial debugging
- parallelism-specific debugging



## Coding Guidelines

- write clean code that prevents bugs or facilitates their detection, e.g.
  - use meaningful identifiers
  - minimize vertical distance of variables
  - don't use OpenMP's private
  - follow the <u>D</u>on't <u>R</u>epeat <u>Y</u>ourself (DRY) principle (single component per feature)
  - ...

- ▶ The toolchain you must use!
  - read & heed compiler warnings
  - write and regularly run unit and/or integration tests, especially aimed at (varying degrees of) parallelism
  - use code coverage tests
  - use continuous integration
  - use source version control

### Generic Debugging Guidelines

- create a <u>M</u>inimal <u>W</u>orking <u>E</u>xample (MWE)
  - minimize problem size
  - minimize software components/features involved
  - ensure/increase reproducibility
  - if parallel
    - minimize machine size (number of threads and/or ranks)
    - minimize complexity of parallel interaction (e.g. communication patterns, ...)
- minimizes debugging feedback cycles times, amount of memory to inspect, amount of code to consider, overall degree of complexity of component & parallel interaction
  - sounds simple, but don't underestimate this
  - every change along the way to an MWE gives you more information about the problem

### Points of Attack in Order of Benefit

1/0

 file formats, buffering, distributed I/O, ram disks, data structures

Network


 comm. patterns, non-blocking & one-sided comm., topology mappings, load balancing


Memory

 data structures, NUMA & affinity, cache optimizations (e.g. tiling, alignment, padding)


Computation  vectorization, data types, intrinsics, load balancing, hardware changes

## Domain Decomposition & Ghost Cell Exchange





# Domain Decomposition & Load Balancing



### Static vs. Dynamic Load Imbalance

#### static load imbalance

- caused by initial conditions, e.g.
  - mountains vs. plains
  - ocean shore vs. open sea
  - remainder in integer division
- does not change during application execution
- mitigation usually incurs no runtime overhead after initial setup


### dynamic load imbalance

- caused by application execution
  - moving particles (e.g. galaxy clusters)
  - partial availability of sensor data
  - convergence of iterative algorithms
- does change during application execution
- requires rebalancing (e.g. at fixed intervals, when reaching limits, ...)
  - definitely incurs runtime overhead

# Dealing with Load Imbalance: Dynamic Case

### dynamic


- some form of repeated balancing required, e.g.
  - at certain intervals
  - when reaching certain thresholds
- use e.g. worker queues and work stealing



### Scalasca Suite: 3 Main Components

- Instrumentation
  - scorep
- Measurement
  - scalasca


- Analysis
  - scalasca
  - ultimately: cube



## Example Output in scorep.score


```
Estimated aggregate size of event trace:
                                                       1921GB
Estimated requirements for largest trace buffer (max_buf): 31GB
Estimated memory requirements (SCOREP_TOTAL_MEMORY):
                                                        31GB
(warning: The memory requirements cannot be satisfied by Score-P to avoid
intermediate flushes when tracing. Set SCOREP_TOTAL_MEMORY=4G to get the
maximum supported memory or reduce requirements using USR regions filters.)
flt
                max_buf[B] visits time[s] time[%] time/visit[us] region
       type
        ALL 32,230,441,448 85,917,697,218 19186.46
                                                  100.0
                                                                  0.22 ALL
        USR 32,212,254,864 85,899,346,178 9970.26
                                                  52.0
                                                                 0.12 USR
               18,186,567
                             18,350,912 2222.72
                                                  11.6
                                                                121.12 MPI
        MPI
                                                                 25.96 SCOREP
                       41
                                     64
                                            0.00
                                                  0.0
     SCOREP
                                     64 6993.48
                                                   36.5
                       24
                                                          109273165.13 COM
        COM
        USR 32,212,254,720 85,899,345,920 9970.25
                                                    52.0
                                                                  0.12 computeTemperature
                                           17.63
                                                    0.1
                7,127,127 4,587,584
                                                                  3.84 MPI_Isend
        MPI
              7,127,040 4,587,520
                                            8.07
                                                    0.0
                                                                  1.76 MPI_Irecv
        MPI
             3,932,184 9,175,104 2167.78
                                                                236.27 MPI_Wait
                                                   11.3
        MPI
        MPI
                    3,776
                                     64
                                            0.13
                                                    0.0
                                                               2088.58 MPI_Recv
                               ...snip...
```

## MPI Cartesian Topology Visualization



Source: Bernd Mohr, <a href="https://pop-coe.eu/sites/default/files/pop-files/pop-webinar-scalasca.pdf">https://pop-coe.eu/sites/default/files/pop-files/pop-webinar-scalasca.pdf</a>

# Programming Model Tetris



### How to Categorize Programming Models

#### type of API/user interface

language? language extension? library?

#### domain specificity

single use-case only? generic?

#### target platform

distributed memory? shared memory? accelerators?

#### features

intra-node scheduling? inter-node scheduling? data decomposition? data distribution? work decomposition? work distribution? fault tolerance? nested parallelism? making coffee?

## Overview of State-of-the-art Programming Models

|                                      | Architectural                     |                       |                  | Task System                       |                   |                           |   | Management           |                          |                           |                             | Eng.                       |                        |
|--------------------------------------|-----------------------------------|-----------------------|------------------|-----------------------------------|-------------------|---------------------------|---|----------------------|--------------------------|---------------------------|-----------------------------|----------------------------|------------------------|
|                                      | Communication<br>Model            | Distributed<br>Memory | Heterogeneity    | Graph Structure                   | Task Partitioning | Result Handling           | Task Cancellation   | Worker<br>Management | Resilience<br>Management | Work Mapping              | Synchronization             | Technological<br>Readiness | Implementation<br>Type |
| C++ STL TBB HPX Legion PaRSEC        | smem<br>smem<br>gas<br>gas<br>msg | ×<br>×<br>i<br>i<br>e | × × e e e        | dag<br>tree<br>dag<br>tree<br>dag | ×<br>×<br>√<br>×  | i/e<br>i<br>e<br>e<br>e   | ×   | i<br>i/e<br>i        | ×<br>×<br>×<br>×         | i/e<br>i/e<br>i/e<br>i/e  | e<br>i<br>e<br>e<br>i       | 9<br>8<br>6<br>4<br>4      | Library                |
| OpenMP Charm++ OmpSs AllScale StarPU | smem<br>gas<br>smem<br>gas<br>msg | × i × i e             | i<br>e<br>i<br>e | dag<br>dag<br>dag<br>dag<br>dag   | ×                 | i<br>i/e<br>i<br>i/e<br>i | <ul><li>✓</li><li>×</li><li>×</li><li>×</li><li>×</li></ul> | e<br>:<br>:<br>:     | ×                        | i<br>i/e<br>i<br>i<br>i/e | i/e<br>e<br>i/e<br>i/e<br>e | 9<br>6<br>5<br>3<br>5      | Extension              |
| Cilk Plus<br>Chapel<br>X10           | smem<br>gas<br>gas                | ×<br>i<br>i           | ×<br>i<br>i      | tree<br>dag<br>dag                | ×<br>✓            | i<br>i<br>i               | ×<br>×<br>×   | i<br>i<br>i          | ×<br>×<br>√              | i<br>i/e<br>i/e           | e<br>e<br>e                 | 8<br>5<br>5                | Lang.                  |

### Considerations for Application Developers


- Which platform should I target?
  - shared memory, distributed memory, accelerators, ...
- Which features and degree of control do I need?
  - automatic work and data decomposition and distribution, scheduling, fault tolerance, ...
  - porting legacy codes might constrain you to using libraries (or possibly language extensions)
- ▶ How much support do I need?
  - consider maturity and long-term support of the language/extension/library
- Which programming language do I know?
  - check libraries or embedded DSLs of languages you already master

### Considerations for System Developers

- Which features do I want to offer?
  - e.g. automatic data decomposition & distribution often requires data flow analysis and hence a compiler
- What do I require my application developers to master?
  - build upon widely-used programming languages
  - choosing a library-based model often decreases adoption barriers
- ▶ How much effort can I spend on this? How many people are in my workforce?
  - languages and their toolchains take an immense (!) amount of effort if done properly
  - only move away from library-only solutions if necessary
  - even then, consider language extensions first

### Vectorization

- modern CPUs have vector units
  - allow multiple data per instruction
  - performance gains of up to e.g. 4x ("SIMD width")
  - no thread- or process parallelism involved!
- available operations and width depend on your software/hardware stack
  - hard to code manually (compiler intrinsics or assembly)



## False Sharing


- common performance pitfall in shared-memory programming
  - cache coherence tries to keep all data up-to-date and valid for all threads
  - can unnecessary coherence traffic and cache misses for multi-threaded programs


```
cache line (64 bytes)
```

```
double sum = 0.0;
double sum_local[MAX_NUM_THREADS];
#pragma omp parallel
  int me = omp_get_thread_num();
  sum local[me] = 0.0;
  #pragma omp for
  for (int i = 0; i < N; i++)
    sum_local[me] += x[i] * y[i];
  #pragma omp atomic
  sum += sum_local[me];
```

### Sequential vs. Parallel Initialization on NUMA

- data is not allocated upon allocation but upon first access ("first touch")
  - happens when you initialize data in the RAM module of the initializing thread
- sequential initialization
  - all data resides with RAM modules of the core of the initializing thread
  - causes bottleneck on single memory bus, additional inter-CPU traffic and higher latency for core 1
- parallel initialization
  - data resides with RAM of the threads initializing the respective chunk of data
  - only downside: one more pragma, need to watch loop chunk assignment (=scheduling)






## Motivation for using SYCL

### Problem: No market competition


- Nvidia is predominant
- originally also Cell processor(Playstation 3!) and Intel Xeon Phi
- vastly disappeared since ~2015

### Requires using CUDA

vendor lock-in




# SYCL Software and Hardware Targets



## Celerity Key API Difference: Range Mappers

Arbitrary functors mapping from kernel execution range chunk to buffer subrange: (celerity::chunk<KD>) -> celerity::subrange<BD>

▶ Common cases with pre-built abstractions in the Celerity API:



Questions?

## Image Sources

- ▶ Unstructured Mesh: <a href="https://resourcearea.cpu-24-7.com/en/numeca\_welcome">https://resourcearea.cpu-24-7.com/en/numeca\_welcome</a>
- ▶ Yoda: <a href="https://www.deviantart.com/biggiepoppa/art/Master-Yoda-Star-Wars-395511111">https://www.deviantart.com/biggiepoppa/art/Master-Yoda-Star-Wars-395511111</a>
- ▶ State-of-the-Art Overview: <a href="https://link.springer.com/content/pdf/10.1007%2Fs11227-018-2238-4.pdf">https://link.springer.com/content/pdf/10.1007%2Fs11227-018-2238-4.pdf</a>