

# 703308 VO High-Performance Computing WS2022/2023 Node-Level Performance

Philipp Gschwandtner

#### Motivation

- So far, we've discussed MPI, domain decomposition, load balancing, one-sided communication, etc.
  - primarily significant in inter-node performance discussion
- What about intra-node?
  - optimizing instruction set architecture use
  - SIMD/vectorization
  - ccNUMA, data placement, cache optimizations
  - thread/core mappings
  - ...?

· "node-level" performance

#### Overview

- On-chip heterogeneity
- Vectorization
- Accelerators
- ▶ Common node-level pitfalls, esp. with OpenMP


# On-chip heterogeneity

P core (Golden Cove) up to 5 GHz, HT, private L2

E core (Gracemont) up to 4 GHz, no HT, shared L2



# Alder Lake die shot



### Alder Lake die shot annotated



# Alder Lake take-aways

#### Affinity keeps gaining significance


- fast P-cores and efficient E-cores on the same chip (note that ARM has been doing this for years with big.LITTLE but for different reasons)
- OS scheduler and programs need to be aware
- e.g. previous images show an 8P+8E configuration

#### ▶ L3 cache layout leads to on-chip NUMA


- all L3 cache is accessible to every core but not with the same performance
- has been the case at least since Haswell (~2014)
- Vectorization units take up a lot of transistor space

#### Vectorization

- modern CPUs have vector units
  - allow multiple data per instruction
  - performance gains of up to e.g. 4x ("SIMD width")
  - no thread- or process parallelism involved!
- available operations and width depend on your software/hardware stack
  - hard to code manually (compiler intrinsics or assembly)



## Vectorization is ubiquitous






ARM Neon Samsung Gear S2 3G (~2015)



ARM Neon Apple M1 (~2020)



Intel AVX2 Alder Lake (~2021)



ARM SVE Fujitsu A64FX (Fugaku's CPUs)

## Controlling vectorization in software

#### automatic vectorization by the compiler

- ▶ e.g. gcc: -ftree-vectorize -fopt-info-vec-all -march=tigerlake
- e.g. MSVC: /Qvec-report:2 /arch:avx2

#### manual vectorization

- using OpenMP: #pragma omp simd ...
  - Visual Studio: requires 2019 or higher and /openmp:experimental
- using compiler-specific intrinsics in C/C++: \_mm\_add\_ps(...)
- using ISA-specific assembly: vaddps

# Controlling instruction sets in general

#### -march

- assume at minimum this architecture to be available
- e.g. compiling -march=tigerlake and running on a Sandy Bridge will crash your program with SIGILL (illegal instruction), but only if
  modern instructions are actually emitted by compiler

#### -mtune

- optimize for a specific architecture but do not impose as minimum requirement
- ▶ e.g. -march=sandybridge -mtune=tigerlake

#### -m<ISA-feature> or -mno-<ISA-feature>

- enables/disables the specified instruction set, allows more fine-grained use of ISA features compared to –march
- e.g. -mavx2

#### Two special presets


- -march=generic: target a generic ISA of "current" CPUs (can change between compiler versions!)
- -march=native: target the architecture you are currently compiling on
- also work for -mtune

# Verifying vectorization

- indirect means (derived metrics)
  - wall time
  - performance/throughput
  - CPU core clock frequency (AVX)
  - ...
- direct means
  - compiler output (=assembly code)
  - vectorization performance counters

- Be aware however, vectorized instructions exist in scalar and packed form
  - packed: working on multiple data
  - scalar: working on single data only
- Packed is what you're aiming for!

# Reading vectorized assembly



## What could go wrong with automatic vectorization?

- compiler-based auto-vectorization (e.g. GCC's -ftree-vectorize)
  - requires analysis and heuristics
  - has lots of points of failure
    - loop-carried dependencies
    - pointer aliasing
    - memory alignment
    - data type mixing
    - too complex control flow / code in general
    - numerical stability issues

```
void foo(double* a, double* b) {
  for(int i=0; i<32; ++i) {
    a[i] = b[i] * 2;
  }
}</pre>
```


# OpenMP **simd** directive

- portable vectorization without compiler- or hardware-specific intrinsics
  - no need to know about GCC/LLVM/Intel/ARM...
- not the be-all end-all solution to vectorization but can help a lot
- can be combined with for directive
  - distributes vectorized loop iteration chunks among threads

```
// note: aligned_alloc requires -std=c11
int* a = aligned alloc(32,
                       sizeof(int)*SIZE);
int* b = aligned_alloc(32,
                       sizeof(int)*SIZE);
 // initialize a, b, and f...
#pragma omp simd aligned(a,b:32)
for(int i = 0; i < SIZE; ++i) {
  b[i] += a[i] * f;
```

## Vectorization performance comparison

- LCC2, gcc/8.2.0, single-threaded,
  - -march=native
    - -mtune=native
    - -02
- ▶ 10<sup>8</sup> vector sums on integer arrays of length 64
  - code example of previous slide
- execution time reduced by 3.84x
  - 4 integers per operation incl. some overhead



#### Vectorization hazards



- Need data types and arithmetic operations suitable for vectorization
  - might require changing your implementation



- can override manually using e.g. OpenMP or intrinsics
- Need enough instructions in stream to mitigate any static overheads
  - okay if run repetitively in a loop



- okay if using aligned allocations and hinting alignment to compiler
- Code should not be memory-bound
  - okay if using loop blocking/tiling to fit data chunks in L1 cache
- Code should not be branch-bound
  - okay if using loop unrolling (often done automatically by compiler anyway)
- $\blacktriangleright$  Any of the above can cause vectorization to fail (not vectorized (X) or low performance (M))





# Accelerators & SYCL

# Motivation for using SYCL

- ▶ CUDA: very mature but limited to Nvidia, language extension
- Any alternatives?
  - OpenCL: lots of boilerplate, often deprecated, outdated by today's standards
  - ▶ ROCm/HIP: limited to AMD, language extension
  - ▶ C++ AMP: deprecated since VS 2022, language extension
  - OpenMP: supports accelerators, requires decent amount of optimization
  - etc...
  - > SYCL!


#### SYCL

- Khronos industry standard
  - successor of OpenCL




- programming model / specification, not an implementation
  - several implementations available, see next slide
  - not limited to a specific vendor or even accelerator type (e.g. FPGAs)
- single-source (!), high-level, C++-based, programming model specifically tailored towards accelerator computing
  - essentially an embedded DSL within C++
- Leverages C++ semantics to provide abstractions for boilerplate code
  - data migration from/to accelerator, kernel specification, etc.

# SYCL implementations, software and hardware targets




# SYCL compilation flow (e.g. hipSYCL)

- Compiler driver invokes both host and device compiler respectively
  - can be architecture-specific, e.g. AMD HIP
  - allows compiling for multiple architectures simultaneously into a single executable
  - host compilation pass requires only C++
- Driver then merges compiled device and host binaries into single executable
  - kernels are mapped to the host code at the correct location via their names (C++ type names)



#### General accelerator execution model



### Basic SYCL concepts

- ▶ SYCL buffers encapsulate 1D 3D dense, typed data
  - are handles to data in device memory
  - data movements to/from device are handled via explicit "accessors" that specify read/write behaviour, creating an accessor means the underlying data is moved
- SYCL queue controls device activities
  - submission of command groups
  - synchronization with host code
- SYCL command groups
  - hold the actual kernel function, its range and accessors

# Code example: vector addition in SYCL

```
cl::sycl::queue queue;
cl::sycl::buffer<float, 2> buf_a(host_a.data(), cl::sycl::range<2>(512, 512));
cl::sycl::buffer<float, 2> buf_b(host_b.data(), cl::sycl::range<2>(512, 512));
cl::sycl::buffer<float, 2> buf_c(host_c.data(), cl::sycl::range<2>(512, 512));
queue.submit([=](cl::sycl::handler& cgh) {
 auto r_a = buf_a.get_access<cl::sycl::access::mode::read>(cgh);
 auto r b = buf b.get access<cl::sycl::access::mode::read>(cgh);
 auto w_c = buf_c.get_access<cl::sycl::access::mode::write>(cgh);
  cgh.parallel_for<class KernelName>(cl::sycl::range<2>(512, 512),
    [=](cl::sycl::item<2> item) {
     w_c[item] = r_a[item] + r_b[item];
 });
```

### General good practice with accelerators

- In order to obtain high performance, you need to live on the accelerator
  - avoid data transfers between device and host whenever possible
  - PCI Express is fast, but it's not that fast
     (e.g. Nvidia RTX 4090 memory bandwidth ~1 TB/s, PCIe 4.0 16x bandwidth ~32 GB/s)
     (e.g. Nvidia H100 memory bandwidth ~3 TB/s, PCIe 5.0 16x bandwidth ~64 GB/s)
- Try to implement algorithms with structured, regular, localized patterns
  - similar to SIMD code, just on a much larger scale
  - use contiguous memory access whenever possible
  - ▶ GPUs are not designed for irregular codes
  - highly local data access patterns preferred (e.g. stencils) over global data access (e.g. reductions)
- Do not port every application to accelerators (e.g. GPUs)
  - at least consider others, e.g. FPGAs
  - often: simply stick to CPUs

Common Node-Level (esp. OpenMP) Pitfalls

# False sharing

- common performance pitfall in shared-memory programming
  - cache coherence tries to keep all data up-to-date and valid for all threads
  - can unnecessary coherence traffic and cache misses for multi-threaded programs

```
cache line (64 bytes)
```

```
double sum = 0.0;
double sum_local[MAX_NUM_THREADS];
#pragma omp parallel
  int me = omp_get_thread_num();
  sum local[me] = 0.0;
  #pragma omp for
  for (int i = 0; i < N; i++)
    sum_local[me] += x[i] * y[i];
  #pragma omp atomic
  sum += sum_local[me];
```


# False sharing cont'd

#### thread 1

- reads first 8 bytes
  - causes entire cache line to be fetched
- writes first 8 bytes
  - entire cache line invalidated for thread 2

#### thread 2

- reads second 8 bytes
  - causes entire cache line to be fetched
- writes second 8 bytes
  - entire cache line invalidated for thread 1



## Possible solution to false sharing: padding

```
double sum = 0.0;
double sum_local[MAX_NUM_THREADS];
#pragma omp parallel
  int me = omp get thread num();
  sum_local[me] = 0.0;
  #pragma omp for
  for (int i = 0; i < N; i++)
   sum local[me] += x[i] * y[i];
 #pragma omp atomic
  sum += sum_local[me];
```

```
double sum = 0.0;
double sum_local[MAX_NUM_THREADS][8];
#pragma omp parallel
 int me = omp get thread num();
  sum local[me][0] = 0.0;
 #pragma omp for
  for (int i = 0; i < N; i++)
    sum local[me][0] += x[i] * y[i];
 #pragma omp atomic
  sum += sum_local[me][0];
```


# Possible solution to false sharing: padding cont'd

#### thread 1

- reads first 8 bytes of first cache line
  - causes first cache line to be fetched
- writes first 8 bytes

#### thread 2

- reads first 8 bytes of second cache line
  - causes second cache line to be fetched
- writes second 8 bytes
- drawback: memory footprint can increase



## How to determine padding size

#### Read documentation to check for your specific CPU

- most x86 and ARM systems use 64 byte cache lines
- ▶ IBM POWER: 128 bytes, IBM z: 256 bytes
- do not hard-code this, bad practice

#### Better yet, ask tools, e.g.

- std::hardware\_destructive\_interference\_size: C++17 constant for L1 cache line size (constructive variant also available)
- cat /sys/devices/system/cpu/cpu0/cache/index0/coherency\_line\_size: ask OS kernel for CPU0 and cache level 1 (index: level & instruction/data cache identifier)
- papi\_mem\_info: executable, part of PAPI library, gives cache hierarchy information

# False sharing performance comparison (LCC2, 109 iterations)




# First touch & NUMA – how to initialize your data?

```
double* x = malloc(sizeof(double)*SIZE);
double* y = malloc(sizeof(double)*SIZE);
for(int i = 0; i < SIZE; ++i) {
 x[i] = 0.0; y[i] = 1.0;
#pragma omp parallel
  #pragma omp for schedule(static)
  for(int i = 0; i < SIZE; ++i) {
   x[i] += y[i];
```

```
double* x = malloc(sizeof(double)*SIZE);
double* y = malloc(sizeof(double)*SIZE);
#pragma omp parallel
  #pragma omp for schedule(static)
  for(int i = 0; i < SIZE; ++i) {
   x[i] = 0.0; y[i] = 1.0;
  #pragma omp for schedule(static)
  for(int i = 0; i < SIZE; ++i) {
   x[i] += y[i];
```

## Sequential vs. parallel initialization on NUMA


- data is not allocated upon allocation but upon first access ("first touch")
  - happens when you initialize data in the RAM module of the initializing thread
- sequential initialization
  - all data resides with RAM modules of the core of the initializing thread
  - causes bottleneck on single memory bus, additional inter-CPU traffic and higher latency for core 1
- parallel initialization
  - data resides with RAM of the threads initializing the respective chunk of data
  - only downside: need to have same domain decomposition & parallelization in initialization and computation



# Performance impact of first touch and NUMA

 hudson server (2x Intel Xeon E5-2699 v3 18-core), gcc 6.3.0, 10<sup>8</sup> double elements, 10 repetitions


performance improvement of compute loop (not initialization!) of 2.17x



# Performance impact of first touch and NUMA cont'd

- same platform, stream memory benchmark, 3 threads per CPU
  - https://www.cs.virginia.edu/stream/
- between 2.08x and 2.20x higher bandwidth

impact can vary a lot and depends also on your hardware platform



### Summary

- ▶ Alder Lake, hardware architecture characteristics, implications
- Vectorization

- Accelerators
- common shared-memory programming pitfalls

### Image Sources

- Intel Architecture Day Slide: <a href="https://download.intel.com/newsroom/2021/client-computing/intel-architecture-day-2021-presentation.pdf">https://download.intel.com/newsroom/2021/client-computing/intel-architecture-day-2021-presentation.pdf</a>
- ▶ Alder Lake Die Shots: <a href="https://www.reddit.com/r/intel/comments/qhbbow/10nm">https://www.reddit.com/r/intel/comments/qhbbow/10nm</a> esf intel 7 alder lake die shot/
- Raspberry Pi 4: <a href="https://geizhals.eu/raspberry-pi-4-modell-b-a2081127.html">https://geizhals.eu/raspberry-pi-4-modell-b-a2081127.html</a>
- ▶ Samsung Gear S2 3G: <a href="https://geizhals.eu/samsung-gear-s2-3g-black-a1318676.html">https://geizhals.eu/samsung-gear-s2-3g-black-a1318676.html</a>
- Apple M1: https://www.computerbase.de/2020-11/apple-m1-analyse/
- Fujitsu A64FX: <a href="https://www.hpcwire.com/2020/02/03/fujitsu-arm64fx-supercomputer-to-be-deployed-at-nagoya-university/">https://www.hpcwire.com/2020/02/03/fujitsu-arm64fx-supercomputer-to-be-deployed-at-nagoya-university/</a>
- Snail: https://live.staticflickr.com/3620/3391918403 188330c938 b.jpg