

Type	Form	Operand value	Name
Immediate	$\$Imm$	$Imm$	Immediate
Register	$r_a$	$R[r_a]$	Register
Memory	$Imm$	$M[Imm]$	Absolute
Memory	$(r_a)$	$M[R[r_a]]$	Indirect
Memory	$Imm(r_b)$	$M[Imm + R[r_b]]$	Base + displacement
Memory	$(r_b, r_i)$	$M[R[r_b] + R[r_i]]$	Indexed
Memory	$Imm(r_b, r_i)$	$M[Imm + R[r_b] + R[r_i]]$	Indexed
Memory	$(, r_i, s)$	$M[R[r_i] \cdot s]$	Scaled indexed
Memory	$Imm(, r_i, s)$	$M[Imm + R[r_i] \cdot s]$	Scaled indexed
Memory	$(r_b, r_i, s)$	$M[R[r_b] + R[r_i] \cdot s]$	Scaled indexed
Memory	$Imm(r_b, r_i, s)$	$M[Imm + R[r_b] + R[r_i] \cdot s]$	Scaled indexed

**Figure 3.3** Operand forms. Operands can denote immediate (constant) values, register values, or values from memory. The scaling factor  $s$  must be either 1, 2, 4, or 8.

Instruction	Effect	Description
<code>mov</code>	$S, D$	$D \leftarrow S$
<code>movb</code>		Move byte
<code>movw</code>		Move word
<code>movl</code>		Move double word
<code>movq</code>		Move quad word
<code>movabsq</code>	$I, R$	$R \leftarrow I$
		Move absolute quad word

**Figure 3.4** Simple data movement instructions.

Instruction	Effect	Description
<code>MOVZ S, R</code>	$R \leftarrow \text{ZeroExtend}(S)$	Move with zero extension
<code>movzbw</code>		Move zero-extended byte to word
<code>movzbl</code>		Move zero-extended byte to double word
<code>movzwl</code>		Move zero-extended word to double word
<code>movzbq</code>		Move zero-extended byte to quad word
<code>movzwq</code>		Move zero-extended word to quad word

**Figure 3.5** Zero-extending data movement instructions. These instructions have a register or memory location as the source and a register as the destination.

Instruction	Effect	Description
<code>movs S, R</code>	$R \leftarrow \text{SignExtend}(S)$	Move with sign extension
<code>movsbw</code>		Move sign-extended byte to word
<code>movsbl</code>		Move sign-extended byte to double word
<code>movswl</code>		Move sign-extended word to double word
<code>movsbq</code>		Move sign-extended byte to quad word
<code>movswq</code>		Move sign-extended word to quad word
<code>movslq</code>		Move sign-extended double word to quad word
<code>cvtq</code>	$\%rax \leftarrow \text{SignExtend}(\%eax)$	Sign-extend <code>%eax</code> to <code>%rax</code>

**Figure 3.6** Sign-extending data movement instructions. The `MOV`s instructions have a register or memory location as the source and a register as the destination. The `cvtq` instruction is specific to registers `%eax` and `%rax`.

Note the absence of an explicit instruction to zero-extend a 4-byte source value to an 8-byte destination in Figure 3.5. Such an instruction would logically be named `movz1q`, but this instruction does not exist. Instead, this type of data movement can be implemented using a `movl` instruction having a register as the destination. This technique takes advantage of the property that an instruction generating a 4-byte value with a register as the destination will fill the upper 4 bytes with zeros. Otherwise, for 64-bit destinations, moving with sign extension is supported for all three source types, and moving with zero extension is supported for the two smaller source types.

Figure 3.6 also documents the `cvtq` instruction. This instruction has no operands—it always uses register `%eax` as its source and `%rax` as the destination for the sign-extended result. It therefore has the exact same effect as the instruction `movslq %eax, %rax`, but it has a more compact encoding.

Instruction	Effect	Description
<code>pushq S</code>	$R[\%rsp] \leftarrow R[\%rsp] - 8;$ $M[R[\%rsp]] \leftarrow S$	Push quad word
<code>popq D</code>	$D \leftarrow M[R[\%rsp]];$ $R[\%rsp] \leftarrow R[\%rsp] + 8$	Pop quad word

**Figure 3.8** Push and pop instructions.

Instruction		Effect	Description
leaq	$S, D$	$D \leftarrow \&S$	Load effective address
INC	$D$	$D \leftarrow D+1$	Increment
DEC	$D$	$D \leftarrow D-1$	Decrement
NEG	$D$	$D \leftarrow -D$	Negate
NOT	$D$	$D \leftarrow \sim D$	Complement
ADD	$S, D$	$D \leftarrow D + S$	Add
SUB	$S, D$	$D \leftarrow D - S$	Subtract
IMUL	$S, D$	$D \leftarrow D * S$	Multiply
XOR	$S, D$	$D \leftarrow D \wedge S$	Exclusive-or
OR	$S, D$	$D \leftarrow D \vee S$	Or
AND	$S, D$	$D \leftarrow D \& S$	And
SAL	$k, D$	$D \leftarrow D \ll k$	Left shift
SHL	$k, D$	$D \leftarrow D \ll k$	Left shift (same as SAL)
SAR	$k, D$	$D \leftarrow D \gg_A k$	Arithmetic right shift
SHR	$k, D$	$D \leftarrow D \gg_L k$	Logical right shift

Instruction		Effect	Description
imulq	$S$	$R[\%rdx]:R[\%rax] \leftarrow S \times R[\%rax]$	Signed full multiply
mulq	$S$	$R[\%rdx]:R[\%rax] \leftarrow S \times R[\%rax]$	Unsigned full multiply
cqto		$R[\%rdx]:R[\%rax] \leftarrow \text{SignExtend}(R[\%rax])$	Convert to oct word
idivq	$S$	$R[\%rdx] \leftarrow R[\%rdx]:R[\%rax] \bmod S;$ $R[\%rax] \leftarrow R[\%rdx]:R[\%rax] \div S$	Signed divide
divq	$S$	$R[\%rdx] \leftarrow R[\%rdx]:R[\%rax] \bmod S;$ $R[\%rax] \leftarrow R[\%rdx]:R[\%rax] \div S$	Unsigned divide

**Figure 3.12** Special arithmetic operations. These operations provide full 128-bit multiplication and division, for both signed and unsigned numbers. The pair of registers `%rdx` and `%rax` are viewed as forming a single 128-bit oct word.

Instruction		Based on	Description
CMP	$S_1, S_2$	$S_2 - S_1$	Compare
cmpb			Compare byte
cmpw			Compare word
cmpl			Compare double word
cmpq			Compare quad word
TEST	$S_1, S_2$	$S_1 \& S_2$	Test
testb			Test byte
testw			Test word
testl			Test double word
testq			Test quad word

**Figure 3.13** Comparison and test instructions. These instructions set the condition codes without updating any other registers.

Instruction		Synonym	Effect	Set condition
sete	$D$	setz	$D \leftarrow ZF$	Equal / zero
setne	$D$	setnz	$D \leftarrow \sim ZF$	Not equal / not zero
sets	$D$		$D \leftarrow SF$	Negative
setns	$D$		$D \leftarrow \sim SF$	Nonnegative
setg	$D$	setnle	$D \leftarrow \sim (SF \wedge OF) \& \sim ZF$	Greater (signed >)
setge	$D$	setnl	$D \leftarrow \sim (SF \wedge OF)$	Greater or equal (signed >=)
setl	$D$	setnge	$D \leftarrow SF \wedge OF$	Less (signed <)
setle	$D$	setng	$D \leftarrow (SF \wedge OF) \mid ZF$	Less or equal (signed <=)
seta	$D$	setnbe	$D \leftarrow \sim CF \& \sim ZF$	Above (unsigned >)
setae	$D$	setnb	$D \leftarrow \sim CF$	Above or equal (unsigned >=)
setb	$D$	setnae	$D \leftarrow CF$	Below (unsigned <)
setbe	$D$	setna	$D \leftarrow CF \mid ZF$	Below or equal (unsigned <=)

**Figure 3.14** The SET instructions. Each instruction sets a single byte to 0 or 1 based on some combination of the condition codes. Some instructions have “synonyms,” that is, alternate names for the same machine instruction.

Instruction	Synonym	Jump condition	Description
<code>jmp Label</code>		1	Direct jump
<code>jmp *Operand</code>		1	Indirect jump
<code>jz Label</code>	<code>jz</code>	ZF	Equal / zero
<code>jne Label</code>	<code>jnz</code>	$\sim$ ZF	Not equal / not zero
<code>js Label</code>		SF	Negative
<code>jns Label</code>		$\sim$ SF	Nonnegative
<code>jg Label</code>	<code>jnl</code>	$\sim$ (SF $\wedge$ OF) & $\sim$ ZF	Greater (signed >)
<code>jge Label</code>	<code>jnl</code>	$\sim$ (SF $\wedge$ OF)	Greater or equal (signed >=)
<code>jl Label</code>	<code>jnge</code>	SF $\wedge$ OF	Less (signed <)
<code>jle Label</code>	<code>jng</code>	(SF $\wedge$ OF)   ZF	Less or equal (signed <=)
<code>ja Label</code>	<code>jnb</code>	$\sim$ CF & $\sim$ ZF	Above (unsigned >)
<code>jae Label</code>	<code>jnb</code>	$\sim$ CF	Above or equal (unsigned >=)
<code>jb Label</code>	<code>jnae</code>	CF	Below (unsigned <)
<code>jbe Label</code>	<code>jna</code>	CF   ZF	Below or equal (unsigned <=)

**Figure 3.15** The jump instructions. These instructions jump to a labeled destination when the jump condition holds. Some instructions have “synonyms,” alternate names for the same machine instruction.

#### Aside What do the instructions `rep` and `repz` do?

Line 8 of the assembly code shown on page 243 contains the instruction combination `rep; ret`. These are rendered in the disassembled code (line 6) as `repz retq`. One can infer that `repz` is a synonym for `rep`, just as `retq` is a synonym for `ret`. Looking at the Intel and AMD documentation for the `rep` instruction, we find that it is normally used to implement a repeating string operation [3, 51]. It seems completely inappropriate here. The answer to this puzzle can be seen in AMD’s guidelines to compiler writers [1]. They recommend using the combination of `rep` followed by `ret` to avoid making the `ret` instruction the destination of a conditional jump instruction. Without the `rep` instruction, the `jg` instruction (line 7 of the assembly code) would proceed to the `ret` instruction when the branch is not taken. According to AMD, their processors cannot properly predict the destination of a `ret` instruction when it is reached from a jump instruction. The `rep` instruction serves as a form of no-operation here, and so inserting it as the jump destination does not change behavior of the code, except to make it faster on AMD processors. We can safely ignore any `rep` or `repz` instruction we see in the rest of the code presented in this book.

Instruction	Synonym	Move condition	Description
<code>cmove</code> $S, R$	<code>cmovz</code>	ZF	Equal / zero
<code>cmovne</code> $S, R$	<code>cmovnz</code>	$\sim$ ZF	Not equal / not zero
<code>cmovs</code> $S, R$		SF	Negative
<code>cmovns</code> $S, R$		$\sim$ SF	Nonnegative
<code>cmovg</code> $S, R$	<code>cmovnle</code>	$\sim(SF \wedge OF) \ \& \ \sim ZF$	Greater (signed >)
<code>cmovge</code> $S, R$	<code>cmovnl</code>	$\sim(SF \wedge OF)$	Greater or equal (signed >=)
<code>cmovl</code> $S, R$	<code>cmovnge</code>	$SF \wedge OF$	Less (signed <)
<code>cmovle</code> $S, R$	<code>cmovng</code>	$(SF \wedge OF) \mid ZF$	Less or equal (signed <=)
<code>cmova</code> $S, R$	<code>cmovnbe</code>	$\sim CF \ \& \ \sim ZF$	Above (unsigned >)
<code>cmovae</code> $S, R$	<code>cmovnb</code>	$\sim CF$	Above or equal (Unsigned >=)
<code>cmovb</code> $S, R$	<code>cmovnae</code>	CF	Below (unsigned <)
<code>cmovbe</code> $S, R$	<code>cmovna</code>	CF $\mid$ ZF	Below or equal (unsigned <=)

**Figure 3.18** The conditional move instructions. These instructions copy the source value  $S$  to its destination  $R$  when the move condition holds. Some instructions have “synonyms,” alternate names for the same machine instruction.

Instruction	Description
<code>call</code> $Label$	Procedure call
<code>call</code> $*Operand$	Procedure call
<code>ret</code>	Return from call



Command	Effect
Starting and stopping	
<code>quit</code>	Exit GDB
<code>run</code>	Run your program (give command-line arguments here)
<code>kill</code>	Stop your program
Breakpoints	
<code>break multstore</code>	Set breakpoint at entry to function <code>multstore</code>
<code>break *0x400540</code>	Set breakpoint at address <code>0x400540</code>
<code>delete 1</code>	Delete breakpoint 1
<code>delete</code>	Delete all breakpoints
Execution	
<code>stepi</code>	Execute one instruction
<code>stepi 4</code>	Execute four instructions
<code>nexti</code>	Like <code>stepi</code> , but proceed through function calls
<code>continue</code>	Resume execution
<code>finish</code>	Run until current function returns
Examining code	
<code>disas</code>	Disassemble current function
<code>disas multstore</code>	Disassemble function <code>multstore</code>
<code>disas 0x400544</code>	Disassemble function around address <code>0x400544</code>
<code>disas 0x400540, 0x40054d</code>	Disassemble code within specified address range
<code>print /x \$rip</code>	Print program counter in hex
Examining data	
<code>print \$rax</code>	Print contents of <code>%rax</code> in decimal
<code>print /x \$rax</code>	Print contents of <code>%rax</code> in hex
<code>print /t \$rax</code>	Print contents of <code>%rax</code> in binary
<code>print 0x100</code>	Print decimal representation of <code>0x100</code>
<code>print /x 555</code>	Print hex representation of <code>555</code>
<code>print /x (\$rsp+8)</code>	Print contents of <code>%rsp</code> plus 8 in hex
<code>print *(long *) 0x7fffffff818</code>	Print long integer at address <code>0x7fffffff818</code>
<code>print *(long *) (\$rsp+8)</code>	Print long integer at address <code>%rsp + 8</code>
<code>x/2g 0x7fffffff818</code>	Examine two (8-byte) words starting at address <code>0x7fffffff818</code>
<code>x/20b multstore</code>	Examine first 20 bytes of function <code>multstore</code>
Useful information	
<code>info frame</code>	Information about current stack frame
<code>info registers</code>	Values of all the registers
<code>help</code>	Get information about GDB

**Figure 3.39** Example GDB commands. These examples illustrate some of the ways GDB supports debugging of machine-level programs.

Instruction	Source	Destination	Description
<code>vmovss</code>	$M_{32}$	$X$	Move single precision
<code>vmovss</code>	$X$	$M_{32}$	Move single precision
<code>vmovsd</code>	$M_{64}$	$X$	Move double precision
<code>vmovsd</code>	$X$	$M_{64}$	Move double precision
<code>vmovaps</code>	$X$	$X$	Move aligned, packed single precision
<code>vmovapd</code>	$X$	$X$	Move aligned, packed double precision

**Figure 3.46** Floating-point movement instructions. These operations transfer values between memory and registers, as well as between pairs of registers. ( $X$ : XMM register (e.g., `%xmm3`);  $M_{32}$ : 32-bit memory range;  $M_{64}$ : 64-bit memory range)

Instruction	Source	Destination	Description
<code>vcvttss2si</code>	$X/M_{32}$	$R_{32}$	Convert with truncation single precision to integer
<code>vcvttss2si</code>	$X/M_{64}$	$R_{32}$	Convert with truncation double precision to integer
<code>vcvttss2siq</code>	$X/M_{32}$	$R_{64}$	Convert with truncation single precision to quad word integer
<code>vcvttss2siq</code>	$X/M_{64}$	$R_{64}$	Convert with truncation double precision to quad word integer

**Figure 3.47** Two-operand floating-point conversion operations. These convert floating-point data to integers. ( $X$ : XMM register (e.g., `%xmm3`);  $R_{32}$ : 32-bit general-purpose register (e.g., `%eax`);  $R_{64}$ : 64-bit general-purpose register (e.g., `%rax`);  $M_{32}$ : 32-bit memory range;  $M_{64}$ : 64-bit memory range)

Instruction	Source 1	Source 2	Destination	Description
<code>vcvtss2ss</code>	$M_{32}/R_{32}$	$X$	$X$	Convert integer to single precision
<code>vcvtss2sd</code>	$M_{32}/R_{32}$	$X$	$X$	Convert integer to double precision
<code>vcvtss2ssq</code>	$M_{64}/R_{64}$	$X$	$X$	Convert quad word integer to single precision
<code>vcvtss2sdq</code>	$M_{64}/R_{64}$	$X$	$X$	Convert quad word integer to double precision

**Figure 3.48** Three-operand floating-point conversion operations. These instructions convert from the data type of the first source to the data type of the destination. The second source value has no effect on the low-order bytes of the result. ( $X$ : XMM register (e.g., `%xmm3`);  $M_{32}$ : 32-bit memory range;  $M_{64}$ : 64-bit memory range)

Single	Double	Effect	Description
<code>vaddss</code>	<code>vaddsd</code>	$D \leftarrow S_2 + S_1$	Floating-point add
<code>vsubss</code>	<code>vsubsd</code>	$D \leftarrow S_2 - S_1$	Floating-point subtract
<code>vmulss</code>	<code>vmulsd</code>	$D \leftarrow S_2 \times S_1$	Floating-point multiply
<code>vdivss</code>	<code>vdivsd</code>	$D \leftarrow S_2 / S_1$	Floating-point divide
<code>vmaxss</code>	<code>vmaxsd</code>	$D \leftarrow \max(S_2, S_1)$	Floating-point maximum
<code>vminss</code>	<code>vminsd</code>	$D \leftarrow \min(S_2, S_1)$	Floating-point minimum
<code>sqrtps</code>	<code>sqrtsd</code>	$D \leftarrow \sqrt{S_1}$	Floating-point square root

**Figure 3.49** Scalar floating-point arithmetic operations. These have either one or two source operands and a destination operand.