
Instruction Pipelining and Hazards


Daniel Sanchez
Computer Science and Artificial Intelligence Laboratory
M.I.T.

Reminder: Harvard-Style Single-Cycle Datapath for MIPS



March 4, 2021 MIT 6.823 Spring 2021 L06-2


Reminder: Princeton Microarchitecture Datapath & Control for 2 cycles-per-instruction



March 4, 2021 MIT 6.823 Spring 2021

Princeton Microarchitecture

(redrawn)




Only one of the phases is active in any cycle

⇒ a lot of datapath not used at any given time

Princeton Microarchitecture

Overlapped execution




Can we overlap instruction fetch and execute?

Which action should be prioritized?

What do we do with Fetch?

Stalling the instruction fetch

Princeton Microarchitecture




When stall condition is indicated

- don't fetch a new instruction and don't change the PC
- insert a nop in the IR
- set the Memory Address mux to ALU (not shown)

What if IR contains a jump or branch instruction?

Need to stall on branches


Princeton Microarchitecture



When IR contains a jump or taken branch

- no "structural conflict" for the memory
- but we do not have the correct PC value in the PC
- memory cannot be used Address Mux setting is irrelevant
- insert a nop in the IR
- insert the nextPC (branch-target) address in the PC

Pipelined Princeton Microarchitecture



Pipelined Princeton: Control Table

Opcode	Stall	Ext Sel	B Src	Op Sel	Mem W	Reg W	WB Src	Reg Dst	PC Src1	PC Src2	IR Src	MAddr Src
ALU	no	*	Reg	Func	no	yes	ALU	rd	pc+4	npc	mem	рс
ALUi	no	sE ₁₆	Imm	Ор	no	yes	ALU	rt	pc+4	npc	mem	рс
ALUiu	no	uE ₁₆	Imm	Ор	no	yes	ALU	rt	pc+4	npc	mem	рс
LW	yes	sE ₁₆	Imm	+	no	yes	Mem	rt	pc+4	рс	nop	ALU
SW	yes	sE ₁₆	Imm	+	yes	no	*	*	pc+4	рс	nop	ALU
$BEQZ_{z=1}$	yes	sE ₁₆	*	0?	no	no	*	*	br	npc	nop	*
$BEQZ_{z=0}$		sE ₁₆		0?	no	no	*	*	pc+4	npc	mem	рс
J	yes	*	*	*	no	no	*	*	jabs	npc	nop	*
JAL	yes	*	*	*	no	yes	PC	R31	jabs	npc	nop	*
JR	yes	*	*	*	no	no	*	*	rind	npc	nop	*
JALR	yes	*	*	*	no	yes	PC	R31	rind	npc	nop	*
NOP	no	*	*	*	no	no	*	*	pc+4	npc	mem	рс

BSrc = Reg / Imm ; WBSrc = ALU / Mem / PC; IRSrc = nop/mem; MAddSrc = pc/ALU RegDst = rt / rd / R31; PCSrc1 = pc+4 / br / rind / jabs; PCSrc2 = pc/nPC


stall & IRSrc columns are identical

Pipelined Princeton Architecture

Clock:
$$t_{C-Princeton} > t_{RF} + t_{ALU} + t_{M} + t_{WB}$$

What is a likely value of f?

An Ideal Pipeline




- All objects go through the same stages
- No sharing of resources between any two stages
- Propagation delay through all pipeline stages is equal
- The scheduling of an object entering the pipeline is not affected by the objects in other stages

These conditions generally hold for industrial assembly lines.

But what about an instruction pipeline?

Pipelined Datapath



Clock period can be reduced by dividing the execution of an instruction into multiple cycles

 $t_C > max \{t_{IM}, t_{RF}, t_{ALU}, t_{DM}, t_{RW}\} (= t_{DM} probably)$

However, CPI will increase unless instructions are pipelined

March 4, 2021 MIT 6.823 Spring 2021 L06-12


How to divide datapath into stages

Suppose memory is significantly slower than other stages. For example, suppose

```
\begin{array}{ll} t_{IM} & = 10 \text{ units} \\ t_{DM} & = 10 \text{ units} \\ t_{ALU} & = 5 \text{ units} \\ t_{RF} & = 1 \text{ unit} \\ t_{RW} & = 1 \text{ unit} \end{array}
```

Since the slowest stage determines the clock, it may be possible to combine some stages without any loss of performance

Alternative Pipelining



Write-back stage takes much less time than other stages. Suppose we combined it with the memory phase

March 4, 2021 MIT 6.823 Spring 2021 L06-14

Maximum Speedup by Pipelining

Assumptions

1.
$$t_{IM} = t_{DM} = 10$$
,
 $t_{ALU} = 5$,
 $t_{RF} = t_{RW} = 1$
4-stage pipeline

2.
$$t_{IM} = t_{DM} = t_{ALU} = t_{RF} = t_{RW} = 5$$

4-stage pipeline

3.
$$t_{IM} = t_{DM} = t_{ALU} = t_{RF} = t_{RW} = 5$$


5-stage pipeline

What seems to be the message here?

Unpipelined Pipelined Speedup

5-Stage Pipelined Execution


Instruction Flow Diagram



March 4, 2021 MIT 6.823 Spring 2021 L06-16


5-Stage Pipelined Execution

Resource Usage Diagram




March 4, 2021 MIT 6.823 Spring 2021 L06-17

Pipelined Execution ALU Instructions



Not quite correct!

Pipelined MIPS Datapath without jumps




What else is needed?

How instructions can interact with each other in a pipeline

- An instruction in the pipeline may need a resource being used by another instruction in the pipeline

 > structural hazard
- An instruction may depend on a value produced by an earlier instruction
 - Dependence may be for a data calculation
 - data hazard
 - Dependence may be for calculating the next PC
 - → control hazard (branches, interrupts)

Data Hazards



r1 is stale. Oops!

• • •

Resolving Data Hazards

Strategy 1: Wait for the result to be available by freezing earlier pipeline stages → stall

Strategy 2: Route data as soon as possible after it is calculated to the earlier pipeline stage > bypass

Strategy 3: *Speculate* on the dependence *Two cases:*


Guessed correctly → do nothing Guessed incorrectly → kill and restart

Resolving Data Hazards (1)

Strategy 1:


Wait for the result to be available by freezing earlier pipeline stages → stall

Feedback to Resolve Hazards




- Later stages provide dependence information to earlier stages which can stall (or kill) instructions
- Controlling a pipeline in this manner works provided the instruction at stage i+1 can complete without any interference from instructions in stages 1 to i (otherwise deadlocks may occur)

Resolving Data Hazards by Stalling



March 4, 2021


Stalled Stages and Pipeline Bubbles



nop ⇒ pipeline bubble


March 4, 2021 MIT 6.823 Spring 2021 L06-26

Stall Control Logic



Compare the source registers of the instruction in the decode stage with the destination register of the uncommitted instructions.

Stall Control Logic ignoring jumps & branches



Should we always stall if the rs field matches some rd?

Source & Destination Registers

R-type:	op rs rt	rd fun	С		
I-type:	op rs rt	immediate16			
J-type:	op imme	liate26			
		source(s) de	estination		
ALU $rd \leftarrow (rs) fr$	unc (rt)	rs, rt	rd		
ALUi rt ← (rs) o	o imm	rs	rt		
LW rt \leftarrow M [(rs)) + imm]	rs	rt		
SW $M[(rs) + ir]$	$nm] \leftarrow (rt)$	rs, rt			
BZ cond (rs)					
true: PC ←	– (PC) + imm	rs			
false: PC ←	- (PC) + 4	rs			
$J \qquad PC \leftarrow (PC)$	+ imm				
JAL $r31 \leftarrow (PC)$, $PC \leftarrow (PC) + imm$		31		
JR $PC \leftarrow (rs)$		rs			
JALR $r31 \leftarrow (PC)$, PC ← (rs)	rs	31		

March 4, 2021 MIT 6.823 Spring 2021 L07-29

Deriving the Stall Signal


```
C_{dest}
ws = Case \text{ opcode}
ALU \Rightarrow rd
ALUi, LW \Rightarrow rt
JAL, JALR \Rightarrow R31
we = Case \text{ opcode}
ALU, ALUi, LW \Rightarrow (ws \neq 0)
JAL, JALR \Rightarrow on
ALU, ALR \Rightarrow on
ALU, ALR \Rightarrow on
ALU, ALR \Rightarrow on
ALU, ALR \Rightarrow on
```

```
 \begin{array}{l} \textbf{C}_{\text{re}} \\ \textbf{re1} = \textit{Case} \text{ opcode} \\ \textbf{ALU, ALUi,} \\ \textbf{LW, SW, BZ,} \\ \textbf{JR, JALR} \Rightarrow \textbf{on} \\ \textbf{J, JAL} \Rightarrow \textbf{off} \\ \\ \textbf{re2} = \textit{Case} \text{ opcode} \\ \textbf{ALU, SW} \Rightarrow \textbf{on} \\ \Rightarrow \textbf{off} \\ \\ \end{array}
```

```
\begin{aligned} \text{Stall} &= ((\text{rs}_{\text{D}} == \text{ws}_{\text{E}}) \cdot \text{we}_{\text{E}} + \\ & (\text{rs}_{\text{D}} == \text{ws}_{\text{M}}) \cdot \text{we}_{\text{M}} + \\ & (\text{rs}_{\text{D}} == \text{ws}_{\text{W}}) \cdot \text{we}_{\text{W}}) \cdot \text{re1}_{\text{D}} + \\ & ((\text{rt}_{\text{D}} == \text{ws}_{\text{E}}) \cdot \text{we}_{\text{E}} + \\ & (\text{rt}_{\text{D}} == \text{ws}_{\text{M}}) \cdot \text{we}_{\text{M}} + \\ & (\text{rt}_{\text{D}} == \text{ws}_{\text{W}}) \cdot \text{we}_{\text{W}}) \cdot \text{re2}_{\text{D}} \end{aligned}
```

this is not tony

Hazards due to Loads & Stores



 $M[(r1)+7] \leftarrow (r2)$ $r4 \leftarrow M[(r3)+5]$ Is there any possible data hazard in this instruction sequence?

Load & Store Hazards

$$(r1)+7 = (r3)+5 \Rightarrow data\ hazard$$

However, the hazard is avoided because our memory system completes writes in one cycle!

Load/Store hazards are sometimes resolved in the pipeline and sometimes in the memory system itself.

More on this later in the course.

Next lecture:
Control Hazards,
Bypassing,
and Speculation