Instruction Pipelining: Hazard Resolution, Timing Constraints

Daniel Sanchez
Computer Science and Artificial Intelligence Laboratory
M.I.T.

Resolving Data Hazards

Strategy 1: Wait for the result to be available by freezing earlier pipeline stages → stall


Strategy 2: Route data as soon as possible after it is calculated to the earlier pipeline stage > bypass

Strategy 3: Speculate on the dependence

Two cases:


Guessed correctly → no special action required Guessed incorrectly → kill and restart

Reminder: Stall Control Logic ignoring jumps & branches



Stall DEC & IF when instruction in DEC reads a register that is written by any earlier in-flight instruction (in EXE, MEM, or WB)

Reminder: Load & Store Hazards



These hazards do not need pipeline changes because our memory system completes writes in one cycle

March 11, 2021 MIT 6.823 Spring 2021 L07-4

Resolving Data Hazards (2)

Strategy 2:

Route data as soon as possible after it is calculated to the earlier pipeline stage \rightarrow bypass


Bypassing

Each stall or kill introduces a bubble $\Rightarrow CPI > 1$

When is data actually available?

A new datapath, i.e., a bypass, can get the data from the output of the ALU to its input

Adding a Bypass



When does this bypass help?

$$(I_1)$$
 $r1 \leftarrow r0 + 10$ $r1 \leftarrow M[r0 + 10]$ $r4 \leftarrow r1 + 17$ $r4 \leftarrow r31 + 17$ $r4 \leftarrow r31 + 17$

March 11, 2021 MIT 6.823 Spring 2021 L07-7

The Bypass Signal

Deriving it from the Stall Signal

```
stall = ((rs_D = ws_E) \cdot we_E + (rs_D = ws_M) \cdot we_M + (rs_D = ws_W) \cdot we_W) \cdot re1_D
 +((rt_D = ws_E) \cdot we_E + (rt_D = ws_M) \cdot we_M + (rt_D = ws_W) \cdot we_W) \cdot re2_D
```

MIT 6.823 Spring 2021

```
ws = Case opcode

ALU \Rightarrow rd

ALUi, LW \Rightarrow rt

JAL, JALR \Rightarrow R31
```

we =
$$Case$$
 opcode
ALU, ALUi, LW \Rightarrow (ws \neq 0)
JAL, JALR \Rightarrow on
 \Rightarrow off

$$ASrc = (rs_D = = ws_E) \cdot we_E \cdot re1_D$$

Is this correct?

How might we address this?

Bypass and Stall Signals


Split we_F into two components: we-bypass, we-stall

```
we-bypass_E = Case \text{ opcode}_E
ALU, ALUi \Rightarrow (ws \neq 0)
\cdots \Rightarrow off
```

```
ASrc = (rs_D = = ws_E) \cdot we-bypass_E \cdot re1_D
```

```
stall = ((rs_D == ws_E) \cdot we-stall_E + (rs_D == ws_M) \cdot we_M + (rs_D == ws_W) \cdot we_W) \cdot re1_D + ((rt_D == ws_E) \cdot we_E + (rt_D == ws_M) \cdot we_M + (rt_D == ws_W) \cdot we_W) \cdot re2_D
```

Fully Bypassed Datapath



Resolving Data Hazards (3)

Strategy 3:

Speculate on the dependence. Two cases:

Guessed correctly → no special action required

Guessed incorrectly → kill and restart


Instruction to Instruction Dependence


- What do we need to calculate next PC?
 - For Jumps
 - Opcode, offset, and PC
 - For Jump Register
 - Opcode and register value
 - For Conditional Branches
 - Opcode, offset, PC, and register (for condition)
 - For all others
 - Opcode and PC
- In what stage do we know these?
 - PC → Fetch
 - Opcode, offset → Decode (or Fetch?)
 - Register value → Decode
 - Branch condition $((rs)==0) \rightarrow Execute$ (or Decode?)

NextPC Calculation Bubbles

What's a good guess for next PC?

Speculate NextPC is PC+4






What happens on mis-speculation, i.e., when next instruction is not PC+4?

How?

Pipelining Jumps



March 11, 2021


Jump Pipeline Diagrams

```
time
                                      t2 t3 t4 t5 t6 t7 ....
                          t0
                                 ID<sub>1</sub> EX<sub>1</sub> MA<sub>1</sub> WB<sub>1</sub>
(I₁) 096: ADD
(I_2) 100: J 200
                                 IF<sub>2</sub> ID<sub>2</sub> EX<sub>2</sub> MA<sub>2</sub> WB<sub>2</sub>
(I_3) 104: ADD
                                        IF<sub>3</sub> hop nop nop nop
(I<sub>4</sub>) 304: ADD
                                              IF<sub>4</sub> ID<sub>4</sub> EX<sub>4</sub> MA<sub>4</sub> WB<sub>4</sub>
                          time
                                       t2 t3 t4 t5
                          t0
                                                                t6 t7
                                 I_2 I_3 I_4
                   IF
                    ID
                                 I_1 I_2 nop I_4 I_5
Resource
                                       I_1 I_2 nop I_4 I_5
                    EX
Usage
                    MA
                                                     I_2 nop I_4 I_5
                    WB
                                                            I_2 nop I_4 I_5
```

March 11, 2021 MIT 6.823 Spring 2021 L07-16

 $nop \Rightarrow pipeline bubble$

Pipelining Conditional Branches




I_1	096	ADD
\overline{I}_2	100	BEQZ r1 200
I_3^-	104	ADD
I_4	304	ADD

Branch condition is not known until the execute stage what action should be taken in the decode stage?

March 11, 2021 MIT 6.823 Spring 2021 L07-17

Pipelining Conditional Branches



I_1	096	ADD
I_2	100	BEQZ r1 200
I_3	104	ADD
I_4	304	ADD


If the branch is taken

- kill the two following instructions
- the instruction at the decode stage is not valid

 \Rightarrow stall signal is not valid

March 11, 2021

Pipelining Conditional Branches



I_1	096	ADD
\overline{I}_2	100	BEQZ r1 200
I_3	104	ADD
I_{4}	304	ADD

If the branch is taken

- kill the two following instructions
- the instruction at the decode stage is not valid

 \Rightarrow stall signal is not valid

New Stall Signal

```
stall = ( ((rs_D = = ws_E) \cdot we_E + (rs_D = = ws_M) \cdot we_M + (rs_D = = ws_W) \cdot we_W) \cdot re1_D 
+ ((rt_D = = ws_E) \cdot we_E + (rt_D = = ws_M) \cdot we_M + (rt_D = = ws_W) \cdot we_W) \cdot re2_D 
) \cdot !((opcode_E = = BEQZ) \cdot z + (opcode_E = = BNEZ) \cdot !z)
```

Don't stall if the branch is taken. Why?

Control Equations for PC and IR Muxes

```
\begin{split} IRSrc_D &= \textit{Case} \; \text{opcode}_E \\ BEQZ \cdot z, \; BNEZ \cdot !z \; \Rightarrow & \text{nop} \\ \dots & \Rightarrow \\ & \textit{Case} \; \text{opcode}_D \\ & J, \; JAL, \; JR, \; JALR \Rightarrow & \text{nop} \\ \dots & \Rightarrow & IM \end{split}
```

```
\begin{split} IRSrc_{E} &= \textit{Case} \; \text{opcode}_{E} \\ &= BEQZ \cdot z, \; BNEZ \cdot !z \quad \Rightarrow \underset{}{\text{nop}} \\ &\dots \qquad \qquad \Rightarrow stall \cdot nop \; + \; !stall \cdot IR_{D} \end{split}
```

Give priority
to the older
instruction,
i.e., execute
stage instruction
over decode
stage instruction

pc+4 is a speculative guess

```
nop \Rightarrow Kill
br/jabs/rind \Rightarrow Restart
pc+4 \Rightarrow Speculate
```

Branch Pipeline Diagrams (resolved in execute stage)


```
time
                                     t2 t3 t4 t5 t6 t7 ....
                          t0
                         IF_1
                                ID<sub>1</sub> EX<sub>1</sub> MA<sub>1</sub> WB<sub>1</sub>
(I₁) 096: ADD
(I_2) 100: BEQZ 200
                                IF<sub>2</sub> ID<sub>2</sub> EX<sub>2</sub> MA<sub>2</sub> WB<sub>2</sub>
                                       IF<sub>3</sub> ID<sub>3</sub>\hop nop nop
(I_3) 104: ADD
(I_4) 108:
                                              IF<sub>4</sub> hop nop nop nop
(I_5) 304: ADD
                                                    IF<sub>5</sub> ID<sub>5</sub> EX<sub>5</sub> MA<sub>5</sub> WB<sub>5</sub>
                          time
                                t1 t2 t3 t4 t5 t6 t7
                          t0
                   ΙF
                                I_2 I_3 I_4 I_5
                                      I_2 I_3 nop I_5
                   ID
Resource
                                           I_2 nop nop I_5
                   EX
Usage
                   MA
                                                    I_2 nop nop I_5
                   WB
                                                           I_2 nop nop I_5
```

March 11, 2021 MIT 6.823 Spring 2021 L07-22

nop ⇒ pipeline bubble

Reducing Branch Penalty (resolve in decode stage)

 One pipeline bubble can be removed if an extra comparator is used in the Decode stage



Pipeline diagram now same as for jumps


Branch Delay Slots (expose control hazard to software)

- Change the ISA semantics so that the instruction that follows a jump or branch is always executed
 - gives compiler the flexibility to put in a useful instruction where normally a pipeline bubble would have resulted.


	ADD	096	I_1
Delay slot instruction	BEQZ r1 200	100	I_2
 executed regardless of 	ADD ←	104	I_3^-
branch outcome	ADD	304	I_4

 Other techniques include branch prediction, which can dramatically reduce the branch penalty... to come later

Handling Control Hazards due to Exceptions



- Instructions may suffer exceptions in different pipeline stages
- Must prioritize exceptions from earlier instructions



- Typical strategy: Record exceptions, process the first one to reach commit point (i.e., the point where architectural state is modified)
 - Pros/cons vs handling exceptions eagerly, like branches?

March 11, 2021 MIT 6.823 Spring 2021 L07-26

Why an instruction may not be dispatched every cycle (CPI>1)

- Full bypassing may be too expensive to implement
 - Typically all frequently used paths are provided
 - Some infrequently used bypass paths may increase cycle time and counteract the benefit of reducing CPI
- Loads have two-cycle latency
 - Instruction after load cannot use load result
 - MIPS-I ISA defined *load delay slots*, a software-visible pipeline hazard (compiler schedules independent instruction or inserts NOP to avoid hazard). Removed in MIPS-II.
- Conditional branches, jumps, and exceptions may cause bubbles
 - Kill instruction(s) following branch if no delay slots

Machines with software-visible delay slots may execute significant number of NOP instructions inserted by the compiler.

Next lecture: Superscalar & Scoreboarded Pipelines