Proforma

Companies open to your department

Company : Silicon Labs
Company
Name : Silicon Labs

Nature Of Business:

Semiconductors

Designation: Design Engineer

Tentative Job Location :

Hyderabad

Design Engineer & Software Engineer

We are Silicon Labs. We are the leading provider of silicon, software and solutions for a smarter, more connected world.

We hire the most innovative talent in the world through professional and university channels and then solve the industry $\hat{a} \in \mathbb{T}$ s toughest problems, providing our customers with significant advantages in performance, energy savings, connectivity and design simplicity. \hat{A} Silicon Labs $\hat{a} \in \mathbb{T}$ engineering teams create solutions for customers in diverse markets including Internet of Things, internet infrastructure, industrial automation, consumer and automotive. We take pride in our products and in our people, and that $\hat{a} \in \mathbb{T}$ s one of the many reasons we continue to be awarded *Most Respected Public Semiconductor Company*. Learn more at **www.silabs.com/careers**

At Silicon Labs, new college grads have the opportunity to dive into a wide variety of projects across disciplines and make a real impact in an environment that encourages learning and growth. We've developed a reputation as a great place to work - come launch your career with us!

B.Tech EE, including ECE, EIE and related streams

M.Tech Microelectronics, VLSI, RF Design, and related streams

Areas of work:

- · Digital chip design and verification, chip engineering including front-end and back-end activities
- Processor architecture and design
- Signal processing and wireless modem design of next gen Wi-Fi, BT, 5G
- · Analog and mixed signal chip design, including circuit design and layout
- CMOS RF transceiver and power amplifier development up to 6 GHz
- High performance RF systems design and validation
- IoT applications development and engineering
- Embedded software and IoT wireless protocol development

B.Tech or M.Tech CS

- Embedded software architecture
- Networking, IoT, wireless protocol embedded software development
- Device drivers, RTOS porting and applications
- SQA and automation
- IoT analytics
- UX design
- IoT applications development and engineering

Any EE or CS branch

Description:

- Product marketing, product management and GTM initiatives of high technology products
- Programme management of high technology product development

SoC/Chip Design Engineer/Verification Engineer

This position requires knowledge on SoC architectures, multi core architectures, memory architectures, Caches. Apart from this, knowledge of 3 or more of the below is mandatory:

- Strong fundamentals in digital electronics (digital logic design /Switching theory and logic design)
- Fundamentals knowledge of digital circuit design with exposure to design using hardware description languages such as HDL and Verilog
- Functional simulations
- Logic synthesis
- Knowledge on Verilog and System Verilog
- Knowledge on Verification Methodologies
- Knowledge on peripheral interfaces like SPI, I2S, I2C, UART
- Knowledge on Verification Methodologies (UVM)

- Testbench development
- Knowledge on scripting including TCL/Shell/Perl/Python

Good to have: Protocols Knowledge of Wi-Fi, Bluetooth, Zigbee

Baseband/Modem Design - M.Tech (or dual degree) / MS / PhD

Background and skills in the following areas at the level of M. Tech or above is mandatory

- Communication theory
- Signal processing
- Wireless communications concepts
- Digital design
- Matlab coding
- Knowledge or experience in the following is a plus
- OFDM
- Verilog implementation

Analog/RF design

- Knowledge of Analog, mixed signal or RF design
- Course in field of MOS/CMOS/device physics/analog design/PLLs/power management block and fundamentals
- Good know how of IC/Analog design tools
- Projects in field of Analog mixed signal / RF design is plus
- Candidate will be participating in all phases of product development including product definition, architecture, layout, analog circuit design and lab evaluations and debug.

Department BT BS MT DoubleMajor dual dualB dualC Mdes MBA Phd MSc MSR

Doparomono		בכ		Doublot lajor	auai	addib	addio	11400			1100	1.10
AE	N	-	N	N	N	N	N	-	-	N	-	N
BSBE	N	-	N	N	N	N	N	-	-	N	-	N
CE	N	-	N	N	N	N	N	-	-	N	-	N
CHE	N	-	N	N	N	N	N	-	-	N	-	N
CSE	Y	-	Y	Y	Y	Y	Y	-	-	Y	-	Y
EE	Y	-	Y	Y	Y	Y	Y	-	-	Y	-	Y
ES	-	N	N	-	N	-	N	-	-	N	-	-
ME	N	-	N	N	N	N	N	-	-	N	-	N
MSE	N	-	N	N	N	N	N	-	-	N	-	N
PHY	-	N	-	N	N	N	N	-	-	N	N	-
CHM	-	N	-	N	N	N	N	-	-	N	N	-
MTH	-	N	-	N	N	N	N	-	-	N	N	-
ECO	-	N	-	N	N	N	N	-	-	N	-	-
DES	-	-	-	-	-	-	N	N	-	N	-	-
IME	-	-	N	-	-	N	N	-	N	N	-	-
CGS	-	-	-	-	-	-	-	-	-	N	-	N
HSS	-	-	-	-	-	-	-	-	-	N	-	-
EEM	-	-	N	-	-	N	-	-	-	N	-	-
MSP	-	-	N	-	-	-	-	-	-	N	-	-
NET	-	-	N	-	-	N	-	-	-	N	-	-
PSE	-	-	Y	-	-	Y	-	-	-	Y	-	Y
Stats	-	-	-	-	-	-	-	-	-	N	N	-

Cost to

Eligibilty:

1640000

Company :

1250000 Gross Fixed Cash

Package Details:

390000 Variable pay

Bond:

False

Medical

Requirements

:

Resume Shortlist:

True

Resume

Shortlist N/A

Criteria:

Aptitude

Test: False Group False Discussion: Technical True Test: Technical Test N/A Duration: Technical True Interview: Technical Interview N/A Duration: Number of

Techincal Interview Rounds:

HR Interview:

False

2