Proforma

Companies open to your department

Company : Marvell Semiconductors

Company Marvell Semiconductors

Name : Nature Of R

Nature Of Business: R & D

Designation: Design Engineer

Tentative Job Location :

Bangalore

Hardware JD:

Responsibilities:

As member of the A Marvell team,

- You will be involved in the area of Logic Design/Integration, Functional Verification, Design for Test (DFT), Analog design & Layout, Physical Implementation, Low Power & Signoff for processor systems, ASICs or IPs.
- Opportunity to work for complete SoC design cycle, starting from Architecture definition and logic design, feasibility planning/benchmarking for Power/Performance/Area/Yield to end-to-end Design/Implementation/Signoff
- Opportunity to work on challenging design architecture across Networking, Processor, Computing, Automotive, Switching, Connectivity and Security, in the technology nodes across 5nm/7nm/12nm/14nm and more.
- You will work closely with different functional teams in Marvell and enable successful products for the next generation technology.
- Opportunity to work in multi core ARM sub-system architecture, high speed interface designs using Serdes, PCI-e, DDR4, low power design architecture and design/manufacturing for high quality/reliability.
- Requirements:
- BE/BTech or ME/MTech in EE/EC/VLSI/Instrumentation with 0-1 years of experience.
- Exposure on Design, Verification, Test, Physical implementation, Layout and Semiconductor device/process through previous work/intern experience or course work.
- Experience in one or more of below topics, through course work or internship experience:
- Coding language like SystemVerilog, Verilog, C/C++ or Assembly language in Test bench development in any of the languages,
- Verification methodology like UVM or VMM or OVM,
- Design for Test and Simulations using EDA tools,
- Physical design/Implementation using EDA tools,
- Synthesis/STA Timing using EDA tools,
- Low Power Design/Optimization and Reliability signoff using EDA tools,
- Understanding of the fundamentals of circuit design
- Strong intuitive and analytical understanding of transistor-level circuit and layout design
- Should have good knowledge of CMOS process and fabrication
- Custom layout and Physical verification using EDA tools,
- Scripting/programming using Tcl/Tk/Perl/Python/Shell
- Detail oriented, self-motivated team worker, good verbal and written communication skills
- Strong Digital Design concepts and debugging skills

Marvell gives Equal Opportunity Employer and considers applicants for all positions without regard to race, color, creed, religion, ancestry, national origin, age, gender identity, sex, marital status, sexual orientation, physical or mental disability, Be sure to include your name, If you are ready to excel, innovate, and truly enjoy where you work, apply now for the position detailed below.

Hardware JD:

Responsibilities:

As member of the Marvell team,

- You will be involved in the area of Logic Design/Integration, Functional Verification, Design for Test (DFT), Analog design & Layout, Physical Implementation, Low Power & Signoff for processor systems, ASICs or IPs.
- Opportunity to work for complete SoC design cycle, starting

from Architecture definition and logic design, feasibility planning/benchmarking for Power/Performance/Area/Yield to end-to-end Design/Implementation/Signoff

- Opportunity to work on challenging design architecture across Networking, Processor, Computing, Automotive, Switching, Connectivity and Security, in the technology nodes across 5nm/7nm/12nm/14nm and more.
- You will work closely with different functional teams in Marvell and enable successful products for the next generation technology.
- Opportunity to work in multi core ARM sub-system architecture, high speed interface designs using Serdes, PCI-e, DDR4, low power design architecture and design/manufacturing for high quality/reliability.

Description:

Requirements:

- BE/BTech or ME/MTech in EE/EC/VLSI/Instrumentation with 0-1 years of experience.
- Exposure on Design, Verification, Test, Physical implementation, Layout and Semiconductor device/process through previous work/intern experience or course work.
- Experience in one or more of below topics, through course work or internship experience:
- Coding language like SystemVerilog, Verilog, C/C++ or Assembly language in Test bench development in any of the languages,
- Verification methodology like UVM or VMM or OVM,
- Design for Test and Simulations using EDA tools,
- Physical design/Implementation using EDA tools,
- Synthesis/STA Timing using EDA tools,
- Low Power Design/Optimization and Reliability signoff using EDA tools,
- Understanding of the fundamentals of circuit design
- Strong intuitive and analytical understanding of transistor-level circuit and layout design
- Should have good knowledge of CMOS process and fabrication
- Custom layout and Physical verification using EDA tools,

- Scripting/programming using Tcl/Tk/Perl/Python/Shell
- Detail oriented, self-motivated team worker, good verbal and written communication skills
- Strong Digital Design concepts and debugging skills

Marvell gives Equal Opportunity Employer and considers applicants for all positions without regard to race, color, creed, religion, ancestry, national origin, age, gender identity, sex, marital status, sexual orientation, physical or mental disability, Be sure to include your name, If you are ready to excel, innovate, and truly enjoy where you work, apply now for the position detailed below.

Department BT BS MT DoubleMajor dual dualB dualC Mdes MBA Phd MSc MSR

AE	N	-	N	N	N	N	N	-	-	N	-	N
BSBE	N	-	N	N	N	N	N	-	-	N	-	N
CE	N	-	N	N	N	N	N	-	-	N	-	N
CHE	N	-	N	N	N	N	N	-	-	N	-	N
CSE	N	-	N	N	N	N	N	-	-	N	-	N
EE	N	-	Y	N	Y	Y	Y	-	-	N	-	Y
ES	-	N	N	-	N	-	N	-	-	N	-	-
ME	N	-	N	N	N	N	N	-	-	N	-	N
MSE	N	-	N	N	N	N	N	-	-	N	-	N
PHY	-	N	-	N	N	N	N	-	-	N	N	-
CHM	-	N	-	N	N	N	N	-	-	N	N	-
MTH	-	N	-	N	N	N	N	-	-	N	N	-
ECO	-	N	-	N	N	N	N	-	-	N	-	-
DES	-	-	-	-	-	-	N	N	-	N	-	-
IME	-	-	N	-	-	N	N	-	N	N	-	-
CGS	-	-	-	-	-	-	-	-	-	N	-	N
HSS	-	-	-	-	-	-	-	-	-	N	-	-
EEM	-	-	N	-	-	N	-	-	-	N	-	-
MSP	-	-	N	-	-	-	-	-	-	N	-	-
NET	-	-	N	-	-	N	-	-	-	N	-	-
PSE	-	-	N	-	-	N	-	-	-	N	-	N
Stats	-	-	-	-	-	-	-	-	-	N	N	-

Cost to Company:

Eligibilty:

CTC - 19.73 LPA

Package Details:

Fixed Salary - 14.09 LPA

Bond: False

Medical Requirements

Resume True Shortlist:

Resume

Shortlist 7/10

Criteria:

Aptitude True Test:

Aptitude Test

45 Mins

Duration: Group

False

Discussion: Technical

True

Test: Technical

Test 45 Mins

Duration:

Technical True

Interview:

Technical

60 Mins Interview

Duration: Number of

Techincal Interview

Rounds:

3

HR

True Interview:

HR Interview 30 Mins Duration: