

Vy Hoang Vu

Ho Chi Minh City • vuhoangvy2403@gmail.com • +84 39 6713706

Summary

Design Verification Engineer with 3 years of experience in verification of LPDDR4/5, DDR4/5 subsystems, Combo PHY. Skilled in coverage-driven verification, UVM methodology, test planning, and protocol compliance. Delivered high-quality functional verification and coverage closure at IP and subsystem levels.

Education

RMIT University

Bachelor of Electrical and Electronics Engineering (Honours)

Ho Chi Minh City, Vietnam

Aug 2021 – Oct 2023

Experience

Faraday Technology

Ho Chi Minh City, Vietnam

Design Verification Engineer

Oct 2023 – Present

- **DDR3/4/5 subsystems:**
 - Executed verification of DDR3/4 subsystem, achieving 100% functional and code coverage within 3 months.
 - Verified sophisticated AXI-to-DRAM physical address translation logic, optimizing bitwidth configurations to meet customer memory-size requirements.
 - Verified DDR subsystem initialization, training sequences, and correct operation across all RDIMM/UDIMM form factors and target speed grades
- **DDR4/5 and LPDDR4/5 DFI wrapper PHY IPs:**
 - Completed verification of 3 DFI wrapper PHY IPs for DDR4/5 and LPDDR4/5, handling over 200 test items each project (1,000 total) and achieving 100% functional and code coverage with average project duration of 8 months while gaining strong expertise in PHY-level verification and DFI 5.1 protocol translation.
 - Automated training sequence validation, confirming alignment of JEDEC-standard and proprietary training algorithms with DRAM specifications for optimal signal calibration and link establishment.
 - Accelerated functional and code coverage from 80% to 100% in just 3 weeks on DFI wrapper PHY IPs, enhancing debug efficiency and advanced coverage closure techniques.
- **Mentoring:**
 - Mentored 1 new hire on DDR subsystem verification methodology and UVM while developing strong mentoring skills.

Faraday Technology

Ho Chi Minh City, Vietnam

Design Verification Intern

Mar 2023 – Aug 2023

- Built UVM verification environment for USB 2.0 and 3.2 subsystems, gaining strong foundation in coverage-driven verification methodology.

Skills

Technical

- Coverage-Driven Verification
- Universal Verification Methodology (UVM)
- Test Planning and Execution
- Functional Coverage Closure
- EDA Tools: Synopsys/Cadence simulation tools and VIPs