$\textbf{Concu}_{rrent}\textbf{Bin}_{ary}\textbf{E}_{valuator}$

Bounded Model Checking of Lockless Programs

Florian Schrögendorfer

florian. schroegendorfer @phlo.at

Introduction

Problem

- heisenbugs due to architecture specific memory ordering habits
- not easily testable and impossible to debug
- especially troublesome for lockless data structures
- requires knowledge about the underlying hardware's characteristics

Goal

Proofing correctness of concurrent programs operating on shared memory.

Approach

- define a simple machine model as an idealized environment
- encode execution of arbitrary programs into SMT formulæ
- proof properties by the means of bounded model checking

Memory Ordering

Memory Ordering

Order of accesses to memory by a CPU at runtime.

Why reorder memory operations? Performance!

- ► CPUs became so fast that caches simply can't keep up
- unnoticeable by sequential (single threaded) programs
- potentially problematic for parallel programs

	Alpha	ARM	Itanium	MIPS	POWER	98×	zSystems
Loads Reordered after Loads/Stores?	√	√	✓	√	✓		
Stores Reordered after Stores?	✓	√	√	√	✓		
Stores Reordered after Loads?	✓	√	√	✓	√	√	✓
Atomic Reordered with Loads/Stores?	√	√		√	√		

Memory Ordering Models

Memory Ordering Model


Behaviour of multiprocessor systems regarding memory operations.

- contract between programmer and system
- none of the current major architectures is sequentially consistent
- imposes the requirement for explicit memory barrier instructions
- often specified in an informal prose together with litmus tests

Sequential Consistency

A multiprocessor is sequentially consistent if the result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in this sequence in the order specified by its program. [Lamport '79]


Memory Reordering – Store Buffers




Memory Reordering - Store Buffer Litmus Test

```
static int w0 = 0, w1 = 0;
   static int r0 = 0, r1 = 0;
   static void * TO (void * t) {
5 \quad w0 = 1:
6 	 r0 = w1:
     return t;
   static void * T1 (void * t) {
10
   w1 = 1:
11
  r1 = w0;
12
     return t;
13
   }
14
   int main () {
16
     pthread_t t[2];
17
     pthread_create(t + 0, 0, T0, 0);
18
     pthread_create(t + 1, 0, T1, 0);
19
     pthread_join(t[0], 0);
20
     pthread_join(t[1], 0);
21
     assert(r0 + r1);
22
23
     return 0;
   }
24
```

Memory Reordering – Store Buffer Litmus Test Trace



Virtual Machine Model – Architecture



Virtual Machine Model – Instruction Set

Memory

LOAD adr STORE adr FENCE

Atomic

MEM adr

Termination

HALT EXIT val

Arithmetic

ADD adr
ADDI val
SUB adr
SUBI val
MUL adr
MULI val


Flow Control

CMP adr
JZ pc
JNZ pc
JS pc
JNS pc
JNZNS pc

Meta


CHECK id

ConcuBinE



- simulate simulate execution
- solve encode and solve bounded model checking problem
 - generates SMT-LIB or Btor2 encodings
 - checks for an exit code greater than zero by default
 - uses Boolector (BtorMC), Z3 and CVC4 as backend solvers
 - returs erroneous trace if problem was indeed satisfiable
- replay reevaluate trace via simulation

ConcuBinE – Store Buffer Litmus Test



\$ concubine solve -m init.mmap 15 checker.asm t1.asm t2.asm

ConcuBinE – Store Buffer Litmus Test Trace

```
checker.asm
t1.asm
t2.asm
  smt.mmap
  tid pc
                                             adr val full
                cmd
                        arg
                                accu
                                       mem
                                                               heap
                ADDI
                                                                {}
1
       0
                                             0
                                                  0
                                                        0
                                                                {}
                ADDT
                                        0
                                             0
                                                  0
                                                        0
                STORE
                                                  0
                                                                {}
                                             0
                STORE
                                             0
                                                  0
                                                                {}
                T.OAD
                                             0
                                                                {}
                                                                {}
                LOAD
                CHECK
                                                                {}
                                             0
                CHECK
                                                                {}
                                             1
                                                  1
                                                                {}
                CHECK
                                             0
                                                  0
                ADD
                                                                {}
                        0
                                             0
                                                  0
                                                                       9
                ADD
                                             0
                                                  0
                                                                {}
                                                                       10
                JΖ
                                                               {}
0
                                             0
                                                  0
                                                        0
                                                                        11
                        error
               EXIT
                                        0
                                             0
                                                  0
                                                        0
                                                                {}
                                                                       12
0
                               0
        error
```