Power MOSFET

-20 V, -400 mA, P-Channel SOT-23 Package

Features

- Low R_{DS(on)} Provides Higher Efficiency and Extends Battery Life $R_{DSon} = 0.80 \Omega, V_{GS} = -10 V$ $R_{DSon} = 1.10 \Omega$, $V_{GS} = -4.5 V$
- Miniature SOT-23 Surface Mount Package Saves Board Space
- AEC-Q101 Qualified and PPAP Capable NVTR0202PL
- These Devices are Pb-Free and are RoHS Compliant

Applications

- DC-DC Converters
- Computers
- Printers
- PCMCIA Cards
- Cellular and Cordless Telephones

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	-20	V
Gate-to-Source Voltage - Continuous	V _{GS}	±20	V
Continuous Drain Current @ T_A = 25°C Pulsed Drain Current ($t_p \le 10 \ \mu s$)	I _D I _{DM}	-0.4 -1.0	Α
Total Power Dissipation @ T _A = 25°C (Note 1)	P _D	225	mW
Operating and Storage Temperature Range	T _J , T _{stg}	– 55 to 150	°C
Thermal Resistance - Junction-to-Ambient	$R_{\theta JA}$	556	°C/W
Source Current (Body Diode)	Is	0.4	Α
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 s	T _L	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


1. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%.



ON Semiconductor®

http://onsemi.com


V _{(BR)DSS}	R _{DS(on)} Typ	I _D MAX	
-20 V	550 mΩ @ –10 V	–400 mA	



MARKING DIAGRAM & PIN ASSIGNMENT



CASE 318 STYLE 21



PL = Specific Device Code

= Date Code*

= Pb-Free Package

(Note: Microdot may be in either location) *Date Code orientation may vary depending

upon manufacturing location.

ORDERING INFORMATION

Device	Package	Shipping [†]
NTR0202PLT1G	SOT-23 (Pb-Free)	3000 / Tape & Reel
NTR0202PLT3G	SOT-23 (Pb-Free)	10000 / Tape & Reel
NVTR0202PLT1G	SOT-23 (Pb-Free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic			Min	Тур	Max	Unit
OFF CHARACTERISTICS						_
Drain-to-Source Breakdown Voltage (V _{GS} = 0 V, I _D = -10 μA) (Positive Temperature Coefficient)			-20	33		V mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 25^{\circ} \text{ (V}_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 150 \text{ V})$	C) °C)	I _{DSS}			-1.0 -10	μΑ
Gate-Body Leakage Current (V _{GS} = ±	± 20 V, V _{DS} = 0 V)	I _{GSS}			±100	nA
ON CHARACTERISTICS (Note 2)						
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = -250 \mu A)$ (Negative Temperature Coefficient)	V _{GS(th)}	-1.1	-1.9 3.0	-2.3	V mV/°C
Static Drain-to-Source On-Resistand ($V_{GS} = -10 \text{ V}, I_D = -200 \text{ mA}$) ($V_{GS} = -4.5 \text{ V}, I_D = -50 \text{ mA}$)	R _{DS(on)}		0.55 0.80	0.80 1.10	Ω	
Forward Transconductance (V _{DS} = -10 V, I _D = -200 mA)	9fs		0.5		Mhos	
DYNAMIC CHARACTERISTICS		'		•		
Input Capacitance		C _{iss}		70		pF
Output Capacitance	$(V_{DS} = -5.0 \text{ V}, V_{GS} = 0 \text{ V}, F = 1.0 \text{ MHz})$	C _{oss}		74		1
Reverse Transfer Capacitance		C _{rss}		26		
SWITCHING CHARACTERISTICS (N	lote 3)	-		•		•
Turn-On Delay Time		t _{d(on)}		3.0		ns
Rise Time	$(V_{DD} = -15 \text{ V}, I_D = -200 \text{ mA},$	t _r		6.0		
Turn-Off Delay Time	$V_{GS} = -10 \text{ V}, R_{G} = 6.0 \Omega$	t _{d(off)}		18		
Fall Time		t _f		4		
Total Gate Charge		Q _{TOT}		2.18		nC
Gate-Source Charge	$(V_{DS} = -15 \text{ V}, I_{D} = -200 \text{ mA}, V_{GS} = -10 \text{ V})$	Q_{GS}		0.41		
Gate-Drain Charge	. 43	Q_{GD}		0.40		
BODY-DRAIN DIODE CHARACTER	ISTICS (Note 2)					•
Diode Forward Voltage (Note 2) $ \begin{aligned} &(I_S = -400 \text{ mA}, \text{ V}_{GS} = 0 \text{ V}) \\ &(I_S = -400 \text{ mA}, \text{ V}_{GS} = 0 \text{ V}, \text{ T}_J = 15 \end{aligned} $	V _{SD}		-0.8 -0.65	-1.0	V	
Reverse Recovery Time		t _{rr}		11.8		ns
	$(I_S = -1.0 \text{ A}, V_{GS} = 0 \text{ V}, \\ dI_S/dt = 100 \text{ A}/\mu\text{s})$	ta		9		1
	αι5/αι – 100 Α/μο)	t _b		3		1
Reverse Recovery Stored Charge	$(I_S = -1.0 \text{ A}, V_{GS} = 0 \text{ V}, \\ dI_S/dt = 100 \text{ A}/\mu\text{s})$	Q _{RR}		0.007		μC

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage




Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge





Figure 9. Resistive Switching Time Variation versus Gate Resistance

Figure 10. Diode Forward Voltage versus

Current

PACKAGE DIMENSIONS

SOT-23 (TO-236) CASE 318-08 **ISSUE AP**



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
 MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH
 THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.


	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.89	1.00	1.11	0.035	0.040	0.044
A1	0.01	0.06	0.10	0.001	0.002	0.004
b	0.37	0.44	0.50	0.015	0.018	0.020
c	0.09	0.13	0.18	0.003	0.005	0.007
D	2.80	2.90	3.04	0.110	0.114	0.120
E	1.20	1.30	1.40	0.047	0.051	0.055
е	1.78	1.90	2.04	0.070	0.075	0.081
L	0.10	0.20	0.30	0.004	0.008	0.012
L1	0.35	0.54	0.69	0.014	0.021	0.029
HE	2.10	2.40	2.64	0.083	0.094	0.104
θ	0°		10°	0°		10°

STYLE 21:

PIN 1. GATE

SOURCE 3 DRAIN

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and war engineer trademarks of semiconductor components industries, Ite (SciLLC) solitate services are injective to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative