

# Register map

---

Created with [Corsair](#) v1.0.4.

## Conventions

Access mode	Description
rw	Read and Write
rw1c	Read and Write 1 to Clear
rw1s	Read and Write 1 to Set
ro	Read Only
roc	Read Only to Clear
roll	Read Only / Latch Low
rolh	Read Only / Latch High
wo	Write only
wosc	Write Only / Self Clear

## Register map summary

Base address: 0x50000000


Name	Address	Description
<a href="#">I2C_CONTROL</a>	0x00000000	I2C Control Register
<a href="#">I2C_STATUS</a>	0x00000004	I2C Status Register
<a href="#">I2C_SLAVE_ADDR</a>	0x00000008	I2C Slave Register Address
<a href="#">I2C_REG_ADDR</a>	0x0000000c	I2C Slave Device Address
<a href="#">I2C_TX_DATA_LOW</a>	0x00000010	I2C Transmit Data Low 32-bit
<a href="#">I2C_TX_DATA_HIGH</a>	0x00000014	I2C Transmit Data High 32-bit
<a href="#">I2C_RX_DATA_LOW</a>	0x00000018	I2C Received Data Low 32-bit
<a href="#">I2C_RX_DATA_HIGH</a>	0x0000001c	I2C Received Data High 32-bit

## I2C\_CONTROL

I2C Control Register

Address offset: 0x00000000

Reset value: 0x2880a402



Name	Bits	Mode	Reset	Description
SEML	31:27	rw	0x5	Sample location on SCL pulse (max 9)
RST	26	rw	0x0	Repeat start condition
NUMBTX	25:23	rw	0x1	Number of bytes to transmit (0 means 1)
MODE	22	rw	0x0	Transfer mode (0 transmit, 1 receive)
STRX	21	rw	0x0	Start transmit/receive
EN	20	rw	0x0	Enable I2C
LENADD	19:18	rw	0x0	Slave address length
RSE	17	rw	0x0	Register Slave Enable
DUTYSCL	16:13	rw	0x5	Duty cycle for SCL (reserved for future use)
NUMBRX	12:10	rw	0x1	Number of bytes to receive (0 means 1)
-	9:3	-	0x0	Reserved
CLKMODE	2:0	rw	0x2	SELECT CLOCK


Back to [Register map](#).

## I2C\_STATUS

I2C Status Register

Address offset: 0x00000004

Reset value: 0x00000042



Name	Bits	Mode	Reset	Description
-	31:15	-	0x0000	Reserved
RS	14	ro	0x0	Reception complete
TS	13	ro	0x0	Transmission complete
BUSY	12	ro	0x0	I2C busy status
ERR	11	ro	0x0	Error flag

Name	Bits	Mode	Reset	Description
-	10:8	-	0x0	Reserved
RXNE	7	ro	0x0	Receive register not empty
RXE	6	ro	0x1	Receive register empty
-	5:3	-	0x0	Reserved
TXNE	2	ro	0x0	Transmit register not empty
TXE	1	ro	0x1	Transmit register empty
SLAVE_FOUND	0	ro	0x0	Slave address detected


Back to [Register map](#).

## I2C\_SLAVE\_ADDR

I2C Slave Register Address

Address offset: 0x00000008

Reset value: 0x00000000



Name	Bits	Mode	Reset	Description
-	31:10	-	0x000000	Reserved
ADDRESS	9:0	rw	0x00	8-bit register address


Back to [Register map](#).

## I2C\_REG\_ADDR

I2C Slave Device Address

Address offset: 0x0000000c

Reset value: 0x00000000



Name	Bits	Mode	Reset	Description
-	31:8	-	0x000000	Reserved

Name	Bits	Mode	Reset	Description
ADDS	7:0	rw	0x00	7 to 10-bit slave address


Back to [Register map](#).

## I2C\_TX\_DATA\_LOW

I2C Transmit Data Low 32-bit

Address offset: 0x00000010

Reset value: 0x00000000



Name	Bits	Mode	Reset	Description
TX_DATA_LOW	31:0	rw	0x00000000	Lower 32-bit of data to transmit


Back to [Register map](#).

## I2C\_TX\_DATA\_HIGH

I2C Transmit Data High 32-bit

Address offset: 0x00000014

Reset value: 0x00000000



Name	Bits	Mode	Reset	Description
TX_DATA_HIGH	31:0	rw	0x00000000	Upper 32-bit of data to transmit


Back to [Register map](#).

## I2C\_RX\_DATA\_LOW

I2C Received Data Low 32-bit

Address offset: 0x00000018

Reset value: 0x00000000



Name	Bits	Mode	Reset	Description
RX_DATA_LOW	31:0	ro	0x00000000	Lower 32-bit of received data


Back to [Register map](#).

## I2C\_RX\_DATA\_HIGH

I2C Received Data High 32-bit

Address offset: 0x0000001c

Reset value: 0x00000000



Name	Bits	Mode	Reset	Description
RX_DATA_HIGH	31:0	ro	0x00000000	Upper 32-bit of received data

Back to [Register map](#).