


# **Logic components**

review

Phan Duy Hùng (PhD)

ES Lecturer – Hanoi FPT University



# LATCH



A	Output
0	?
1	1

**? = LATCH**



# S-R Latch



S	R	Q	$\bar{Q}$
0	0	latch	latch
0	1	0	1
1	0	1	0
1	1	0	0



illegal

# Gated S-R Latch




E	S	R	Q	$\bar{Q}$
0	0	0	latch	latch
0	0	1	latch	latch
0	1	0	latch	latch
0	1	1	latch	latch
1	0	0	latch	latch
1	0	1	0	1
1	1	0	1	0
1	1	1	0	0

# D Latch



E	D	Q	$\overline{Q}$
0	0	latch	latch
0	1	latch	latch
1	0	0	1
1	1	1	0


# Regular D-latch response




*Outputs respond to input (D)  
during these time periods*

# Flip Flop

Positive edge-triggered D-latch response








# Pulse creator







# S-R flip flop, D flip flop



C	S	R	Q	$\bar{Q}$
┐	0	0	latch	latch
┐	0	1	0	1
┐	1	0	1	0
┐	1	1	0	0
x	0	0	latch	latch
x	0	1	latch	latch
x	1	0	latch	latch
x	1	1	latch	latch


# J-K flip flop



C	J	K	Q	$\bar{Q}$
	0	0	latch	latch
	0	1	0	1
	1	0	1	0
	1	1	toggle	toggle
x	0	0	latch	latch
x	0	1	latch	latch
x	1	0	latch	latch
x	1	1	latch	latch

# Example

*A four-bit "up" counter*



# Result

