
Logic components

review

Phan Duy Hùng (PhD)
ES Lecturer – Hanoi FPT University


LATCH




Α	Output	
0	?	
1	1	

? = LATCH

S-R Latch







	S	R	Q	Q	
	0	0	latch	latch	
	0	1	0	1	
	1	0	1	0	
1	1	1	0	0	

illegal


Gated S-R Latch






Е	S	R	Q	Q
0	0	0	latch	latch
0	0	1	latch	latch
0	1	0	latch	latch
0	1	1	latch	latch
1	0	0	latch	latch
1	0	1	0	1
1	1	0	1	0
1	1	1	0	0


D Latch






Е	D	Q	Q
0	0	latch	latch
0	1	latch	latch
1	0	0	1
1	1	1	0

Regular D-latch response




Flip Flop


Positive edge-triggered D-latch response




Pulse creator




S-R flip flop, D flip flop






С	S	R	Q	Q
7	0	0	latch	latch
\Box	0	1	0	1
7	1	0	1	0
٦	1	1	0	0
х	0	0	latch	latch
х	0	1	latch	latch
х	1	0	latch	latch
Х	1	1	latch	latch


J-K flip flop





С	J	K	Q	Q
工	0	0	latch	latch
工	0	1	0	1
乙	1	0	1	0
乙	1	1	toggle	toggle
х	0	0	latch	latch
Х	0	1	latch	latch
Х	1	0	latch	latch
х	1	1	latch	latch

Example



Result

