# International TOR Rectifier

# IR2101

# HIGH AND LOW SIDE DRIVER

#### **Features**

- Floating channel designed for bootstrap operation Fully operational to +600V Tolerant to negative transient voltage dV/dt immune
- Gate drive supply range from 10 to 20V
- Undervoltage lockout
- 5V Schmitt-triggered input logic
- Matched propagation delay for both channels
- Outputs in phase with inputs


## **Description**

The IR2101 is a high voltage, high speed power MOSFET and IGBT driver with independent high and low side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable rugge-dized monolithic construction. The logic input is compatible with standard CMOS or LSTTL outputs. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high side configuration which operates up to 600 volts.


## **Product Summary**

| Voffset                    | 600V max.       |
|----------------------------|-----------------|
| I <sub>O</sub> +/-         | 100 mA / 210 mA |
| V <sub>OUT</sub>           | 10 - 20V        |
| t <sub>on/off</sub> (typ.) | 130 & 90 ns     |
| Delay Matching             | 30 ns           |

#### **Packages**



#### **Typical Connection**



#### **Absolute Maximum Ratings**

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still air conditions.

| Parameter           |  |               | Va                   |                       |       |
|---------------------|--|---------------|----------------------|-----------------------|-------|
| Symbol              | Definition   |               | Min.                 | Max.                  | Units |
| V <sub>B</sub>      | High Side Floating Supply Voltage                  |               | -0.3                 | 625                   |       |
| Vs                  | High Side Floating Supply Offset Voltage           |               | V <sub>B</sub> - 25  | V <sub>B</sub> + 0.3  |       |
| V <sub>HO</sub>     | High Side Floating Output Voltage                  |               | V <sub>S</sub> - 0.3 | V <sub>B</sub> + 0.3  | V     |
| Vcc                 | Low Side and Logic Fixed Supply Voltage            |               | -0.3                 | 25                    | V     |
| V <sub>LO</sub>     | Low Side Output Voltage                            |               | -0.3                 | V <sub>CC</sub> + 0.3 |       |
| V <sub>IN</sub>     | Logic Input Voltage (HIN & LIN)                    |               | -0.3                 | V <sub>CC</sub> + 0.3 |       |
| dV <sub>S</sub> /dt | Allowable Offset Supply Voltage Transient          |               | _                    | 50                    | V/ns  |
| PD                  | Package Power Dissipation @ T <sub>A</sub> ≤ +25°C | (8 Lead DIP)  | _                    | 1.0                   | w     |
|                     |  | (8 Lead SOIC) | _                    | 0.625                 | VV    |
| $R_{\theta JA}$     | Thermal Resistance, Junction to Ambient            | (8 Lead DIP)  | _                    | 125                   | °C/W  |
|                     |  | (8 Lead SOIC) | _                    | 200                   | C/VV  |
| TJ                  | Junction Temperature                               |               | _                    | 150                   |       |
| TS                  | Storage Temperature                                |               | -55                  | 150                   | °C    |
| TL                  | Lead Temperature (Soldering, 10 seconds)           |               | _                    | 300                   |       |

#### **Recommended Operating Conditions**

The Input/Output logic timing diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. The V<sub>S</sub> offset rating is tested with all supplies biased at 15V differential.

| Parameter       |  | Va                  |                     |       |  |  |
|-----------------|--|---------------------|---------------------|-------|--|--|
| Symbol          | Definition                                 | Min.                | Max.                | Units |  |  |
| V <sub>B</sub>  | High Side Floating Supply Absolute Voltage | V <sub>S</sub> + 10 | V <sub>S</sub> + 20 |       |  |  |
| ٧s              | High Side Floating Supply Offset Voltage   | Note 1              | 600                 |       |  |  |
| V <sub>HO</sub> | High Side Floating Output Voltage          | VS                  | V <sub>B</sub>      | V     |  |  |
| V <sub>CC</sub> | Low Side and Logic Fixed Supply Voltage    | 10                  | 20                  | v     |  |  |
| $V_{LO}$        | Low Side Output Voltage                    | 0                   |                     |       |  |  |
| V <sub>IN</sub> | Logic Input Voltage (HIN & LIN)            | 0                   | V <sub>CC</sub>     | 1     |  |  |
| TA              | Ambient Temperature                        | -40                 | 125                 | °C    |  |  |

Note 1: Logic operational for  $V_S$  of -5 to +600V. Logic state held for  $V_S$  of -5V to -V<sub>BS</sub>.

#### **Dynamic Electrical Characteristics**

 $V_{BIAS}$  (V<sub>CC</sub>, V<sub>BS</sub>) = 15V, C<sub>L</sub> = 1000 pF and T<sub>A</sub> = 25°C unless otherwise specified.


| Parameter        |                                     | Value |      |      |       |                      |
|------------------|-------------------------------------|-------|------|------|-------|----------------------|
| Symbol           | Definition                          | Min.  | Тур. | Max. | Units | Test Conditions      |
| t <sub>on</sub>  | Turn-On Propagation Delay           | _     | 130  | 200  |       | V <sub>S</sub> =0V   |
| t <sub>off</sub> | Turn-Off Propagation Delay          | _     | 90   | 200  |       | V <sub>S</sub> =600V |
| t <sub>r</sub>   | Turn-On RiseTime                    | _     | 80   | 120  | ns    |                      |
| t <sub>f</sub>   | Turn-Off Fall Time                  | _     | 40   | 70   |       |                      |
| MT               | Delay Matching, HS & LS Turn-On/Off | _     | 30   |      |       |                      |

#### **Static Electrical Characteristics**

 $V_{BIAS}\left(V_{CC},V_{BS}\right)=15V \ and \ T_{A}=25^{\circ}C \ unless \ otherwise \ specified. The \ V_{IN}, V_{TH} \ and \ I_{IN} \ parameters \ are \ referenced \ to \ COM.$ The  $V_O$  and  $I_O$  parameters are referenced to COM and are applicable to the respective output leads: HO or LO.

| Parameter           |   |                               | Value |     |      |  |
|---------------------|---|-------------------------------|-------|-----|------|--|
| Symbol              | Definition  | Definition Min.   Typ.   Max. |       |     |      | Test Conditions                                      |
| VIH                 | Logic"1" Input Voltage  | 2.7                           | _     | _   | V    | V <sub>CC</sub> = 10V to 20V                         |
| V <sub>IL</sub>     | Logic"0" Input Voltage  |                               | _     | 0.8 | V    | V <sub>CC</sub> = 10V to 20V                         |
| VoH                 | High Level Output Voltage, V <sub>BIAS</sub> - V <sub>O</sub> |                               | _     | 100 | mV   | I <sub>O</sub> = 0A                                  |
| V <sub>OL</sub>     | Low Level OutputVoltage, VO                                   |                               | _     | 100 | 1117 | I <sub>O</sub> = 0A                                  |
| I <sub>LK</sub>     | Offset Supply Leakage Current                                 |                               | _     | 50  |      | V <sub>B</sub> = V <sub>S</sub> = 600V               |
| I <sub>QBS</sub>    | QuiescentV <sub>BS</sub> Supply Current                       |                               | 20    | 50  |      | V <sub>IN</sub> = 0V or 5V                           |
| Iqcc                | QuiescentV <sub>CC</sub> Supply Current                       |                               | 140   | 240 | μA   | V <sub>IN</sub> = 0V or 5V                           |
| I <sub>IN+</sub>    | Logic "1" Input Bias Current                                  |                               | 20    | 40  |      | V <sub>IN</sub> = 5V                                 |
| I <sub>IN-</sub>    | Logic "0" Input Bias Current                                  |                               | _     | 1.0 |      | V <sub>IN</sub> =0V                                  |
| V <sub>CCUV+</sub>  | V <sub>CC</sub> Supply Undervoltage Positive Going Threshold  | 8.8                           | 9.3   | 9.8 | V    |  |
| V <sub>CCUV</sub> - | V <sub>CC</sub> Supply Undervoltage Negative Going Threshold  | 7.5                           | 8.2   | 8.6 | V    |  |
| I <sub>O+</sub>     | Output High Short Circuit Pulsed Current                      | 100                           | 125   | _   | mA   | V <sub>O</sub> = 0V,V <sub>IN</sub> =5V<br>PW ≤10 µs |
| I <sub>O-</sub>     | Output Low Short Circuit Pulsed Current                       | 210                           | 250   | _   | IIIA | V <sub>O</sub> =15V,V <sub>IN</sub> =0V<br>PW ≤10 µs |


# **Functional Block Diagram**



#### **Lead Definitions**

| Le     | ead   |  |  |
|--------|---|--|--|
| Symbol | Description   |  |  |
| HIN    | Logic input for high side gate driver output (HO), in phase |  |  |
| LIN    | Logic input for low side gate driver output (LO), in phase  |  |  |
| VB     | High side floating supply                                   |  |  |
| НО     | High side gate drive output                                 |  |  |
| Vs     | High side floating supply return                            |  |  |
| Vcc    | Low side and logic fixed supply                             |  |  |
| LO     | Low side gate drive output                                  |  |  |
| СОМ    | Low side return   |  |  |

# **Lead Assignments**



#### **Device Information**

| Process & Design Rule |               |              | HVDCMOS 4.0 µm           |  |  |
|-----------------------|---------------|--------------|--------------------------|--|--|
| Transistor Count      |               |              | 168                      |  |  |
| Die Size              |               |              | 67 X 91 X 26 (mil)       |  |  |
| Die Outline           |               |              |                          |  |  |
| Thickness             | of Gate Oxide |              | 800Å                     |  |  |
| Connection            | ns            | Material     | Poly Silicon             |  |  |
|                       | First         | Width        | 4 μm                     |  |  |
|                       | Layer         | Spacing      | 6 µm                     |  |  |
|                       | ,             | Thickness    | 5000Å                    |  |  |
|                       |               | Material     | AI - Si (Si: 1.0% ±0.1%) |  |  |
|                       | Second        | Width        | 6 µm                     |  |  |
|                       | Layer         | Spacing      | 9 µm                     |  |  |
|                       | •             | Thickness    | 20,000Å                  |  |  |
| Contact Ho            | le Dimension  |              | 5 μm X 5 μm              |  |  |
| Insulation L          | _ayer         | Material     | PSG (SiO <sub>2</sub> )  |  |  |
|                       |               | Thickness    | 1.5 µm                   |  |  |
| Passivation           | 1             | Material     | PSG (SiO <sub>2</sub> )  |  |  |
|                       |               | Thickness    | 1.5 µm                   |  |  |
| Method of S           | Saw           |              | Full Cut                 |  |  |
| Method of I           | Die Bond      |              | Ablebond 84 - 1          |  |  |
| Wire Bond             |               | Method       | Thermo Sonic             |  |  |
|                       |               | Material     | Au (1.0 mil / 1.3 mil)   |  |  |
| Leadframe             |               | Material     | Cu                       |  |  |
|                       |               | Die Area     | Ag                       |  |  |
|                       |               | Lead Plating | Pb : Sn (37 : 63)        |  |  |
|                       |               | Types        | 8 Lead PDIP / SO-8       |  |  |
|                       | Materials     |              | EME6300 / MP150 / MP190  |  |  |
| Remarks:              |               |              |                          |  |  |




Figure 1. Input/Output Timing Diagram

Figure 2. Switching Time Waveform Definitions




Figure 3. Delay Matching Waveform Definitions