



# ***Schematics For RK3568 Photonicat***

		Rockchip Electronics Co., Ltd	
瑞芯微电子			
Project: MINI_RK3568_LPDDR4			
File: <Page name>			
Date:	Wednesday, November 16, 2022		Rev: V1.2
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	1 of 26

# RK3568\_ABCDE (Power&Gnd)



**Rockchip Confidential**

 Rockchip Electronics Co., Ltd			
Project:	MINI_RK3568_LPDDR4		
File:	<Page name>		
Date:	Wednesday, November 16, 2022	Rev:	V1.2
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	7	of	26




## U1F

RK3568  
BGA636 19R00X19R00X1R20


DDR3L	-1.35V
DDR3	-1.5V
DDR4	-1.2V
LPDDR3	-1.2V
LPDDR4	-1.1V
LPDDR4x	-1.1V

DDR3L	-1.35V
DDR3	-1.5V
DDR4	-1.2V
LPDDR3	-1.2V
LPDDR4	-1.1V





# RK3568\_G (OSC/PLL/PMUIO1/2)




**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

**Rockchip Confidential**

## RK3568\_I (VCCIO2 Domain)





## RK3568\_J (VCCIO3 Domain)




### Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

## MicroSD Card




**RK3568 V (USB2.0 HOST)**




**Note:**

Caps of between dashed green lines and U1000  
should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

**Rockchip Confidential**



**RK3568 W (PCIe3.0 x2)**



[illegible]

**VCCIO7 Domain**  
Operating Voltage=1.8V/3.3V

Pin	Function	Signal	Notes
PWM14 M1	SPI3 CLK M1 / CAN1 RX M1 / PCIe30X2 CLKREQn M2 / I2S3 MCLK M1	GPIO4 C2 d	
PWM15 IR M1	SPI3 MOSI M1 / CAN1 TX M1 / PCIe30X2 WAKEN M2 / I2S3 SCLK M1	GPIO4 C3 d	
HDMITX_DP M0	SPI0 CS0 M1 / SATA1 RX1 M1 / PCIe30X2 PERSTn M2 / I2S3 CS0 M1	GPIO4 C4 d	
HDMITX_DN M0	SPI0 CS1 M1 / SATA1 ACT1 M1 / SATA1 RX1 M1 / I2S3 SD0 M1	GPIO4 C5 d	
HDMITX_CEC M0	SPI3 CS1 M1	GPIO4 D1 d	
GPIO4 D2 d			


**External Connections:**

- AF8 >> RF\_PWR\_EN\_N [23]
- AA11 >> RF\_WAKEUP [23]
- AB7 >> RF\_PWR\_EN [23]
- AD8 >> PWM12 [23]
- AE8 >> PWM13 [23]
- AG8 >> HDMITX\_SCL [20]
- AG7 >> HDMITX\_SDA [20]
- AG6 >> Boost\_EN [23]
- AB9 >> Boost\_EN [23]


**Component Values:**

- V12: C5001, 100nF
- X5R
- 10V
- C0201


The schematic diagram illustrates the SARADC peripheral components and their connections. A blue box on the left contains the SARADC peripheral labels: SARADC, Recovery/ SARADC\_VIN0, SARADC\_VIN1, SARADC\_VIN2, SARADC\_VIN3, SARADC\_VIN4, SARADC\_VIN5, SARADC\_VIN6, SARADC\_VIN7, SARADC\_AVDD\_1V8, and OTP. The SARADC\_VIN0 pin is connected to a network of components including a 1nF capacitor (C65), a 50V source (X5R), and a 5V source (C0402). The SARADC\_VIN2 pin is connected to a 100R DNP resistor (R0402) and a 5V source (C0402). The SARADC\_VIN4 pin is connected to a 10nF capacitor (C66) and a 5V source (C0402). The SARADC\_VIN6 pin is connected to a 100nF capacitor (C67) and a 5V source (C0201). The SARADC\_AVDD\_1V8 pin is connected to a 1V8 source (VCC 1V8). The OTP pin is connected to a 1V8 source (VCC 1V8). The SARADC\_VIN1, SARADC\_VIN3, SARADC\_VIN5, SARADC\_VIN7, and SARADC\_VIN8 pins are marked with an 'X' and a red 'X' symbol, indicating they are not connected.




SARADC\_VIN0\_KEY/RECOVERY

 <b>Rockchip Electronics Co., Ltd</b>			
瑞芯微电子			
<b>Project:</b>	<b>MINI_RK3568_LPDDR4</b>		
<b>File:</b>	<b>&lt;Page name&gt;</b>		
<b>Date:</b>	Wednesday, November 16, 2022		<b>Rev:</b> V1.2
<b>Designed by:</b> Zhanzd	<b>Reviewed by:</b> Default	<b>Sheet:</b> 12	of 26

RK3568\_P(MIPI\_CSI\_RX)



RK3568\_M(VCCIO6 Domain)



Mode	16bit	12bit	10bit	8bit
CIF_D0	D0	--	--	--
CIF_D1	D1	--	--	--
CIF_D2	D2	--	--	--
CIF_D3	D3	--	--	--
CIF_D4	D4	D0	--	--
CIF_D5	D5	D1	--	--
CIF_D6	D6	D2	D0	--
CIF_D7	D7	D3	D1	--
CIF_D8	D8	D4	D2	D0
CIF_D9	D9	D5	D3	D1
CIF_D10	D10	D6	D4	D2
CIF_D11	D11	D7	D5	D3
CIF_D12	D12	D8	D6	D4
CIF_D13	D13	D9	D7	D5
CIF_D14	D14	D10	D8	D6
CIF_D15	D15	D11	D9	D7

Support BT601 YCbCr 422 8bit input  
Support BT656 YCbCr 422 8bit input  
Support DWM 8/10/12bit input  
Support BT1120 YCbCr 422 8/10/12/16bit input, single/dual-edge sampling  
Support 2/4 mixed BT656/BT1120 YCbCr 422 8bit input

Note:  
Caps of between dashed green lines and U1000  
should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

Rockchip Confidential





# RK3568\_L (VCCIO5 Domain)

U1L

## VCCIO5 Domain

Operating Voltage=1.8V/3.3V

LCDC D0	/ VOP BT656 D0 M0	/ SPI0 MISO M1	/ PCIE20 CLKREQn M1	/ I2S1 MCLK M2	/ GPIO2 D0 d	AG6
LCDC D1	/ VOP BT656 D1 M0	/ SPI0 MOSI M1	/ PCIE20 WAKEN M1	/ I2S1 SCLK TX M2	/ GPIO2 D1 d	AD7
LCDC D2	/ VOP BT656 D2 M0	/ SPI0 CS0 M1	/ PCIE30X1 CLKREQn M1	/ I2S1 LRCK TX M2	/ GPIO2 D2 d	AC8
LCDC D3	/ VOP BT656 D3 M0	/ SPI0 CLK M1	/ PCIE30X1 WAKEN M1	/ I2S1 SDIO M2	/ GPIO2 D3 d	AC7
LCDC D4	/ VOP BT656 D4 M0	/ SPI2 CS1 M1	/ PCIE30X2 CLKREQn M1	/ I2S1 SDI1 M2	/ GPIO2 D4 d	AF5
LCDC D5	/ VOP BT656 D5 M0	/ SPI2 CS0 M1	/ PCIE30X2 WAKEN M1	/ I2S1 SDI2 M2	/ GPIO2 D5 d	AF6
LCDC D6	/ VOP BT656 D6 M0	/ SPI2 MOSI M1	/ PCIE30X2 PERSTn M1	/ I2S1 SDI3 M2	/ GPIO2 D6 d	AD6
LCDC D7	/ VOP BT656 D7 M0	/ SPI2 MISO M1	/ UART6 TX M1	/ I2S1 SDIO M2	/ GPIO2 D7 d	AH5
LCDC CLK	/ VOP BT656 CLK M0	/ SPI2 CLK M1	/ UART6 RX M1	/ I2S1 SDIO M2	/ GPIO3 A0 d	AH4
LCDC D8	/ VOP BT1120 D0	/ SPI1 CS0 M1	/ PCIE30X1 PERSTn M1	/ SDMMC2 D0 M1	/ GPIO3 A1 d	AB8
LCDC D9	/ VOP BT1120 D1	/ GMAC1 TXD2 M0	/ I2S3 MCLK M0	/ SDMMC2 D1 M1	/ GPIO3 A2 d	AE5
LCDC D10	/ VOP BT1120 D2	/ GMAC1 TXD3 M0	/ I2S3 SCLK M0	/ SDMMC2 D2 M1	/ GPIO3 A3 d	AG4
LCDC D11	/ VOP BT1120 D3	/ GMAC1 RXD2 M0	/ I2S3 LRCK M0	/ SDMMC2 D3 M1	/ GPIO3 A4 d	AF4
LCDC D12	/ VOP BT1120 D4	/ GMAC1 RXD3 M0	/ I2S3 SDO M0	/ SDMMC2 CMD M1	/ GPIO3 A5 d	AH3
LCDC D13	/ VOP BT1120 CLK	/ GMAC1 TXCLK M0	/ I2S3 SBI M0	/ SDMMC2 CLK M1	/ GPIO3 A6 d	AG3
LCDC D14	/ VOP BT1120 D5	/ GMAC1 RXCLK M0		/ SDMMC2 DET M1	/ GPIO3 A7 d	AH2
LCDC D15	/ VOP BT1120 D6	/ ETH1 REFCLK0 25M M0		/ SDMMC2 PWREN M1	/ GPIO3 B0 d	AG2
LCDC D16	/ VOP BT1120 D7	/ GMAC1 RXD0 M0	/ UART4 RX M1	/ PWM8 M0	/ GPIO3 B1 d	AG1
LCDC D17	/ VOP BT1120 D8	/ GMAC1 RXD1 M0	/ UART4 TX M1	/ PWM9 M0	/ GPIO3 B2 d	AF2
LCDC D18	/ VOP BT1120 D9	/ GMAC1 RXDV CRS M0	/ I2C5 SCL M0	/ PDM SDIO M2	/ GPIO3 B3 d	AF1
LCDC D19	/ VOP BT1120 D10	/ GMAC1 RXER M0	/ I2C5 SDA M0	/ PDM SDI1 M2	/ GPIO3 B4 d	AE1
LCDC D20	/ VOP BT1120 D11	/ GMAC1 TXD0 M0	/ I2C3 SCL M1	/ PWM10 M0	/ GPIO3 B5 d	AE2
LCDC D21	/ VOP BT1120 D12	/ GMAC1 TXD1 M0	/ I2C3 SDA M1	/ PWM11 IR M0	/ GPIO3 B6 d	AE3
LCDC D22	/ PWM12 M0	/ GMAC1 TXEN M0	/ UART3 TX M1	/ PDM SDI2 M2	/ GPIO3 B7 d	AD4
LCDC D23	/ PWM13 M0	/ GMAC1 MCLKINOUT M0	/ UART3 RX M1	/ PDM SDI3 M2	/ GPIO3 C0 d	AD2
LCDC HSYNC	/ VOP BT1120 D13	/ SPI1 MOSI M1	/ PCIE20 PERSTn M1	/ I2S1 SDIO M2	/ GPIO3 C1 d	AD1
LCDC VSYNC	/ VOP BT1120 D14	/ SPI1 MISO M1	/ UART5 TX M1	/ I2S1 SDIO3 M2	/ GPIO3 C2 d	AA7
LCDC DEN	/ VOP BT1120 D15	/ SPI1 CLK M1	/ UART5 RX M1	/ I2S1 SCLK RX M2	/ GPIO3 C3 d	AC4
PWM14 M0	/ VOP PWM M1	/ GMAC1 MDC M0	/ UART7 TX M1	/ PDM CLK1 M2	/ GPIO3 C4 d	AC3
PWM15 IR M0	/ SPDIF TX M1	/ GMAC1 MDIO M0	/ UART7 RX M1	/ I2S1 LRCK RX M2	/ GPIO3 C5 d	AC2

VCCIO5\_1  
VCCIO5\_2

RK3568

BGA636\_19R00X19R00X1R20

### Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

**Rockchip Confidential**

**Rockchip**  
瑞芯微电子

Rockchip Electronics Co., Ltd

Project: MINI\_RK3568\_LPDDR4

File: <Page name>

Date: Wednesday, November 16, 2022

Rev: V1.2

Designed by: Zhangdz

Reviewed by: Default

Sheet: 15 of 26

# RK3568\_H (VCCIO1 Domain)

U1H


## VCCIO1 Domain

Operating Voltage=1.8V/3.3V

I2C3 SDA M0	/ UART3 RX M0	/ CAN1 RX M0	/ AUDIOPWM LOUT_P	/ ACODEC ADC DATA	/ GPIO1 A0 u	D18	<< UART3_RXD
I2C3 SCL M0	/ UART3 TX M0	/ CAN1 TX M0	/ AUDIOPWM LOUT_N	/ ACODEC ADC CLK	/ GPIO1 A1 u	E18	<< UART3_TXD
I2S1 MCLK M0	/ UART3 RTSn M0	/ SCR CLK	/ PCIE30X1 PERSTn M2		/ GPIO1 A2 d	A19	
I2S1 SCLK TX M0	/ UART3 CTSn M0	/ SCR IO	/ PCIE30X1 WAKEn M2	/ ACODEC DAC CLK	/ GPIO1 A3 d	B19	
I2S1 SCLK RX M0	/ UART4 RX M0	/ PDM CLK1 M0	/ SPDIF TX M0		/ GPIO1 A4 d	F18	<< UART4_RXD
I2S1 LRCK TX M0	/ UART4 RTSn M0	/ SCR RST	/ PCIE30X1 CLKREQn M2	/ ACODEC DAC SYNC	/ GPIO1 A5 d	A20	
I2S1 LRCK RX M0	/ UART4 TX M0	/ PDM CLK0 M0	/ AUDIOPWM ROUT_P		/ GPIO1 A6 d	C20	<< UART4_TXD
I2S1 SDO0 M0	/ UART4 CTSn M0	/ SCR DET	/ AUDIOPWM ROUT_N	/ ACODEC DAC DATA1	/ GPIO1 A7 d	B20	
I2S1 SDO1 M0	/ I2S1 SDI3 M0	/ PDM SDI3 M0	/ PCIE20 CLKREQn M2	/ ACODEC DAC DATA1	/ GPIO1 B0 d	D20	X
I2S1 SDO2 M0	/ I2S1 SDI2 M0	/ PDM SDI2 M0	/ PCIE20 WAKEn M2	/ ACODEC ADC SYNC	/ GPIO1 B1 d	E20	
I2S1 SDO3 M0	/ I2S1 SDI1 M0	/ PDM SDI1 M0	/ PCIE20 PERSTn M2		/ GPIO1 B2 d	A21	<< PWR_STAT
	/ I2S1 SDI0 M0	/ PDM SDI0 M0			/ GPIO1 B3 d	B21	

RK3568  
BGA636\_19R00X19R00X1R20

VCCIO1



### Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package


**Rockchip Confidential**

**Rockchip**  
瑞芯微电子


Rockchip Electronics Co., Ltd

Project:	MINI_RK3568_LPDDR4		
File:	<Page name>		
Date:	Wednesday, November 16, 2022	Rev:	V1.2
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	16	of	26


## 5V/3A DCIN




## POWER ON/OFF




## POWER PATH







VDDA\_0V9




VCC\_DDR




VDD\_LOGIC




VDD\_GPU/NPU




VDD\_CPU



VCC\_3V3




VCC\_1V8





VCCA\_1V8

Rockchip Confidential


 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	MINI_RK3568_LPDDR4		
File:	<Page name>		
Date:	Wednesday, November 16, 2022	Rev:	V1.2
Designed by:	Zhangz	Reviewed by:	Default
Sheet:	18	of 28	

# Flash Power Manage


	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL --> Logic=H
Nand flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)
SPI flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)




Note:  
FLASH VOL\_SEL state decided  
to VCCIO2 domain IO driven by default  
Logic=L: 3.3V IO driven  
Logic=H: 1.8V IO driven




## HDMI OUT

$$C_j \leq 0.4 \text{ pF}$$




HDMI TX HPD








>>eMMC\_D0 [10]  
>>eMMC\_D1 [10]  
>>eMMC\_D2 [10]  
>>eMMC\_D3 [10]  
>>eMMC\_D4 [10]  
>>eMMC\_D5 [10]  
>>eMMC\_D6 [10]  
>>eMMC\_D7 [10]  
  
>>eMMC\_CMD [10]  
  
>>eMMC\_CLKOUT [10]  
  
<<eMMC\_DATA\_STROBE\_SOC [10]  
  
>>eMMC\_RSTn/FSPI\_D2 [10]




KLMBG2JETD-B041

SDINBDA6-32G-XI1









Rockchip Confidential





<b>Rockchip</b> 瑞芯微电子			
Rockchip Electronics Co., Ltd			
Project:	MINI_RK3568_LPDDR4		
File:	<Page name>		
Date:	Wednesday, November 16, 2022	Rev:	V1.2
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	22	of	26





Rockchip Confidential







### 3.3V RGMII




YT8521SH






### PHYADDRESS 010



### UTP<=>SGMII




### RXC Delay enable



UART2\_RX\_M0\_DEBUG [9]  
UART2\_TX\_M0\_DEBUG [9]

## Debug UART2




YES: 框内要贴 NO:框内不贴

	Option1	Option2	Option3	
AP6212	26MHz	NO	NO	
AP6330	26MHz	NO	NO	
AP6335	37.4MHz	YES	YES	b/g/n/ac
XZ3660	26MHz	NO	NO	


## Option0

## SDIO WIFI/BT MODULE


Note: VBAT 电压 3.0V~4V ,  
电流 至少 0.1A



## Rockchip Confidential





[12] WIFI\_REG\_ON\_H\_GPIO2\_B1  
[12] WIFI\_WAKE\_HOST\_H\_GPIO2\_B2



up to 700mA

RTC\_CLKO\_WIFI



RF Microstrip  
Z0= 50 ohm

