


Schematics For RK3568 Photonicat




Rockchip Electronics Co., Ltd

Project:	MINI_RK3568_LPDDR4		
File:	<Page name>		
Date:	Wednesday, November 16, 2022	Rev:	V1.2
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	1 of 26		

RK3568_ABCDE (Power&Gnd)




Rockchip Confidential




Rockchip	Rockchip Electronics Co., Ltd
Project:	MINI_RK3568_LPDDR4
File:	<Page name>
Date:	Wednesday, November 16, 2022
Designed by:	Zhangdz
Reviewed by:	Default
Sheet:	7 of 26

RK3568_F (DDR PHY)



RK3568 G (OSC/PLL/PMUIO1/2)





Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package.

Rockchip Confidential

Project:	Rockchip Electronics Co., Ltd 瑞芯微电子		
File:	<Page name>		
Date:	Wednesday, November 16, 2022	Rev:	V1.2
Designed by:	Zhangdz	Reviewed by:	Default

RK3568_I (VCCIO2 Domain)





RK3568_J (VCCIO3 Domain)




Note:
Caps of between dashed green lines and U1000
should be placed under the U1000 package


MicroSD Card




RK3568_U (USB3.0/SATA/QSGMII/PCIe2.0 x1)



RK3568_V (USB2.0 HOST)



RK3568_W (PCIe3.0 x2)




Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package.


Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd	
Project:	MINI_RK3568_LPDDR4
File:	<Page name>
Date:	Wednesday, November 16, 2022
Designed by:	Zhangtz
Reviewed by:	Default
Rev:	V1.2
Sheet:	11 of 26



RK3568_K (VCCIO4 Domain)



RK3568_N (VCCIO7 Domain)




RK3568_O (SARADC/OTP)




Note:
Caps of between dashed green lines
and U1000 should be placed under
the U1000 package

Rockchip Rockchip Electronics Co., Ltd	
Project:	MINI_RK3568_LPDDR4
File:	<Page name>
Date:	Wednesday, November 16, 2022
Designed by:	Zhangtz
Reviewed by:	Default
Rev:	V1.2
Sheet:	12 of 26

RK3568_P(MIPI_CSI_RX)



RK3568_M(VCCIO6 Domain)




Mode	16bit	12bit	10bit	8bit
CIF_D0	D0	--	--	--
CIF_D1	D1	--	--	--
CIF_D2	D2	--	--	--
CIF_D3	D3	--	--	--
CIF_D4	D4	D0	--	--
CIF_D5	D5	D1	--	--
CIF_D6	D6	D2	D0	--
CIF_D7	D7	D3	D1	--
CIF_D8	D8	D4	D2	D0
CIF_D9	D9	D5	D3	D1
CIF_D10	D10	D6	D4	D2
CIF_D11	D11	D7	D5	D3
CIF_D12	D12	D8	D6	D4
CIF_D13	D13	D9	D7	D5
CIF_D14	D14	D10	D8	D6
CIF_D15	D15	D11	D9	D7

Support BT601 YCbCr 422 8bit input
 Support BT656 YCbCr 422 8bit input
 Support BT1120 YCbCr 422 8bit input
 Support BT1120 YCbCr 422 10/12/16bit input, single/dual-edge sampling
 Support 2/4 mixed BT656/BT1120 YCbCr 422 8bit input


Note:
 Case of between dashed green lines and U1000 should be placed under the U1000 package.
 Other caps should be placed close to the U1000 package.

Rockchip Confidential


RK3568_R(MIPI_DSI_TX0/LVDS_TX0)



RK3568_S(MIPI_DSI_TX1)




RK3568_T(eDP TX)



Note:
Caps of between dashed green lines and U1000
should be placed under the U1000 package.
Other caps should be placed close to the U1000 package.


Rockchip Confidential

RK3568_Q(HDMI2.0 TX)



Rockchip Rockchip Electronics Co., Ltd	
Project:	MINI_RK3568_LPDDR4
File:	<Page name>
Date:	Wednesday, November 16, 2022
Designed by:	Zhangtz
Reviewed by:	Default
Rev:	V1.2
Sheet:	14 of 26

RK3568_L (VCCIO5 Domain)



RK3568
BGA636_19R00X19R00X1R20


Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

Rockchip Confidential

Rockchip 瑞芯微电子	Rockchip Electronics Co., Ltd
Project:	MINI_RK3568_LPDDR4
File:	<Page name>
Date:	Wednesday, November 16, 2022
Designed by:	Zhangdz
Reviewed by:	Default
Sheet:	15 of 26


RK3568_H (VCCIO1 Domain)




Note

Caps of between dashed green lines and U1000
should be placed under the U1000 package







POWR ON/OFF




2 Change SW to Slide Key



POWR PATH








Rockchip Confidential

Flash Power Manage

	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL --> Logic=H
Nand flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)
SPI flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)







Note:
FLASH_VOL_SEL state decided
to **VCCIO2** domain IO driven by default
Logic=L: 3.3V IO driven
Logic=H: 1.8V IO driven




HDMI OUT


$$C_j \leq 0.4 \text{ pF}$$














Rockchip Confidential





Rockchip Confidential





Close to PHY




VCC3V3_3V

R0402


VCC3V3_PHYO

Rockchip		Rockchip Electronics Co., Ltd
瑞芯微电子		
Project:	MINI_RK3568_LPDDR4	
File:	<Page name>	
Date:	Wednesday, November 16, 2022	Rev: V1.2
Designed by:	Zhangtz	Reviewed by: Default
Sheet:	24 of 26	



UART2_RX_M0_DEBUG [9]
UART2_TX_M0_DEBUG [9]

Debug UART2





YES : 框要 贴
NO:框内 不贴

Option0

SDIO WIFI/BT MODULE

Note: VBAT 电压 3.0V~4.5V,
最低至少0.5V

	Option1	Option2	Option3
AP6212	26MHz	NO	NO
AP6330	26MHz	NO	NO
AP6335	37.4MHz	YES	YES
XZ3660	26MHz	NO	NO



Rockchip Confidential



→ CLK32K_OUT1 [12]

