Autotuning HLS for FPGAs using OpenTuner and LegUp

Pedro Bruel (*phrb@ime.usp.br*)
Alfredo Goldman (***gold@ime.usp.br***)
Sai Rahul Chalamalasetti (*gold@ime.usp.br*)
Dejan Milojicic (*gold@ime.usp.br*)
ReConFig, December 5, 2017

Institute of Mathematics and Statistics
University of São Paulo

CNPq CAPES Hewlett Packard Enterprise

Index

Slides

The slides and all source code are hosted at GitHub:

- Code & Data: `github.com/phrb/legup-tuner`
- Slides: `github.com/phrb/slides-reconfig-2017-autotuning`

FPGAs

FPGAs:

- Logic Blocks and Interconnections
- Reconfigurable

Tradeoff:

- Energy Efficiency and Performance
- Programmability

Using FPGAs in Bing:



Image: `enterprisetech.com/2014/09/03/microsoft-using-fpgas-speed-bing-search/` [Accessed in 27/11/17]

HLS can generate lower-latency applications:



Image: Karras, Kimon, Michaela Blott, and Kees Vissers. ”High-Level Synthesis Case Study: Implementation of a Memcached Server.” arXiv preprint arXiv:1408.5387 (2014).

Qualitatively, with less effort:



Image: Blott, Michaela, et al. "Achieving 10Gbps line-rate key-value stores with FPGAs." Presented as part of the 5th USENIX Workshop on Hot Topics in Cloud Computing. 2013.

This is an old issue:



Image: Smith, Steven W. ”The scientist and engineer’s guide to digital signal processing.” 1997

Schkufza *et al.*, "Stochastic program optimization." Communications of the ACM 59.2 (2016):

- Optimizing assembly instructions
- Using stochastic methods to explore the design space

LegUp HLS flow:



Image: Canis, Andrew Christopher. LegUp: Open-Source High-Level Synthesis Research Framework. Diss. University of Toronto, 2015.

Why use autotuning for HLS?

- HLS aims to ease FPGA programming for software engineers
- But configuring HLS requires FPGA programming knowledge
- Autotuning can help software engineers use HLS

Our HLS compilation flow:



Our autotuner setup:



Our HLS autotuning workflow:



Related Work: Autotuning LLVM Passes for HLS

Huang, Qijing, *et al.*, *"The effect of compiler optimizations on high-level synthesis-generated hardware." ACM Transactions on Reconfigurable Technology and Systems (2015)*:

- Optimizes parameters & ordering of a subset of LLVM passes
- Uses LegUp as an HLS tool
- Targets the Cyclone II device family
- Uses the CHStone benchmark
- Performs Exhaustive Search

Related Work: Autotuning Industry Designs for VTR

Xu *et al.*, *"A Parallel Bandit-Based Approach for Autotuning FPGA Compilation." FPGA (2017)*:

- Does not optimize HLS
- Optimizes parameters of the Verilog-to-Routing (VTR) FPGA compilation tool
- Uses distributed OpenTuner instances

C-based High-Level Synthesis benchmark (CHStone):

Table 1: Autotuned CHStone Applications

Application	Short Description
blowfish	Symmetric-key block cypher
aes	Advanced Encryption Algorithm (AES)
adpcm	Adaptive Differential Pulse Code Modulation dec. and enc.
sha	Secure Hash Algorithm (SHA)
motion	Motion vector decoding from MPEG-2
mips	Simplified MIPS processor
gsm	Predictive coding analysis of systems for mobile comms.
dfsin	Sine function for double-precision floating-point numbers
dfmul	Double-precision floating-point multiplication
dfdiv	Double-precision floating-point division
dfadd	Double-precision floating-point addition

Metric composition problem:

- 8 hardware metrics obtained from Quartus
- But the autotuner optimizes a single value

Our solution so far:

- Normalize metrics using initial values
- Optimize the normalized sum of the 8 metrics

Normalized sum of metrics:

$$f(M, W) = \frac{\sum_{\substack{m_i \in M \\ w_i \in W}} w_i \left(\frac{m_i}{m_i^0} \right)}{\sum_{w_i \in W} w_i}$$

Where M is the set of hardware metrics and W is the set of weights

Weighted Optimization Scenarios

An Optimization Scenario consists of:

- An optimization objective: performance, area, . . .
- Weights for hardware metrics

Our scenarios:

- 3 specific scenarios & 1 balanced scenario
- Weights: powers of two from 1: irrelevant to 8: high

Weighted Optimization Scenarios

Table 2: Weights for Optimization Scenarios (High $= 8$, Medium $= 4$, Low $= 2$)

Metric	*Area*	*Perf. & Lat*	*Performance*	*Balanced*
LUT	High	Low	Low	Medium
Registers	High	High	Medium	Medium
BRAMs	High	Low	Low	Medium
DSPs	High	Low	Low	Medium
FMax	Low	High	High	Medium
Cycles	Low	High	Low	Medium

Experiments

- We performed 10 autotuning runs for each scenario
- Each run took 1.5 hours
- We kept track of how each hardware metric changed over time
- We used the Weighted Normalized Sum (WNS) as autotuning objective

Presentation of results for each scenario:

- Mean of the relative changes, over 10 tuning runs
- For each hardware metric, and for WNS
- For each CHStone application
- Bluer is always better than Redder

Results: Comparing Default & Random Starts

Comparing Default & Random starts:

- A Default start already provides a sensible optimization
- A Random start might favor the exploration of new, unintuitive solutions
- In our case, the Default start was provided to the StratixV FPGA by LegUp

Results: Comparing Default & Random Starts



Figure 1: Comparison of the absolute values for Random and Default starting points in the Balanced scenario

Results: Comparing Default & Random Starts

Comparing Default & Random starts:

- The Default start achieves better absolute values than the Random start, on most cases
- The next results were obtained using the Default start

Results: the Balanced Scenario

Metric	*Balanced*
LUT	Medium
itRegisters	Medium
BRAMs	Medium
DSPs	Medium
FMax	Medium
Cycles	Medium



Figure 2: Relative improvement for all metrics in the *Balanced* scenario

Results: the Area Scenario

Metric	*Area*
LUT	High
Registers	High
BRAMs	High
DSPs	High
FMax	Low
Cycles	Low

Figure 3: Relative improvement for all metrics in the *Area* scenario

Results: the Performance Scenario

Metric	*Performance*
LUT	Low
Registers	Medium
BRAMs	Low
DSPs	Low
FMax	High
Cycles	Low

	WNS	*LUTs*	*Pins*	*BRAM*	*Regs*	*Blocks*	*Cycles*	*DSP*	*FMax*
aes	0.82	0.75	1.00	1.00	0.92	1.00	1.05	1.00	0.63
adpcm	0.84	0.94	1.17	1.00	0.96	1.00	0.94	0.69	0.74
sha	0.92	1.00	1.06	1.00	0.92	1.00	0.88	1.00	0.96
motion	0.99	1.00	1.00	1.00	1.01	1.00	1.00	1.00	0.98
mips	0.90	1.00	1.06	1.00	0.93	1.00	1.03	0.83	0.80
gsm	0.95	0.92	1.00	1.00	0.95	1.00	0.90	1.00	1.02
dfsin	0.87	1.11	1.06	1.00	1.27	1.00	1.25	0.53	0.56
dfmul	0.77	1.00	1.17	0.83	0.85	0.83	1.04	0.21	0.70
dfdiv	0.81	1.00	1.06	1.00	1.03	1.00	1.25	0.50	0.59
dfadd	0.97	1.00	1.00	1.00	0.97	1.00	1.00	1.00	0.94
blowfish	0.94	1.00	1.00	1.00	0.98	1.00	0.91	1.00	0.95

Figure 4: Relative improvement for all metrics in the *Performance* scenario

Results: the Performance & Latency Scenario

Metric	*Perf. & Lat*
LUT	Low
Registers	High
BRAMs	Low
DSPs	Low
FMax	High
Cycles	High



Figure 5: Relative improvement for all metrics in the *Performance & Latency* scenario

Results: Comparing the Weighted Normalized Sum (WNS)

	Balanced	*Area*	*Performance*	*Perf. & Lat.*
aes	0.94	0.96	0.82	0.83
adpcm	0.84	0.83	0.84	0.76
sha	0.98	0.96	0.92	0.88
motion	0.98	0.97	0.99	0.98
mips	0.95	0.91	0.90	0.95
gsm	0.95	0.89	0.95	0.92
dfsin	0.93	0.94	0.87	0.97
dfmul	0.85	0.82	0.77	0.86
dfdiv	0.84	0.77	0.81	0.82
dfadd	1.00	0.99	0.97	0.98
blowfish	0.99	0.99	0.94	0.96
Average	0.93	0.91	0.89	0.90

Figure 6: Relative improvement for **WNS** in all scenarios

Results: Conclusion

In all scenarios:

- Heavily weighted metrics improved the most
- Lightly weighted or irrelevant metrics did not worsen greatly

Autotuning starting point:

- A random start might achieve more relative improvement
- But a sensible start achieves better absolute values

Issues with the Weighted Normalized Sum:

- The WNS is a very naive metric combination strategy
- The multi-objective optimization domain provides better approaches

Future Work

Bigger designs:

- CHStone designs are very simple
- We will use our autotuning approach for bigger FPGA designs

Compiler configuration:

- HLS usually includes a C/C++ compiler step
- We will include compiler parameters or passes in our autotuner

Other HLS tools:

- Other HLS tools provide different search spaces
- We will use our autotuning approach for more proprietary and open HLS tools

Conclusion

Autotuning HLS for FPGAs:

- Designers can select optimization objectives using weights
- Good WNS improvements after 1.5 hours of autotuning
- Improvements for targeted metrics without worsening other metrics
- A sensible starting point impacts autotuning results positively

Autotuning HLS for FPGAs using OpenTuner and LegUp

Pedro Bruel (*phrb@ime.usp.br*)
Alfredo Goldman (***gold@ime.usp.br***)
Sai Rahul Chalamalasetti (*gold@ime.usp.br*)
Dejan Milojicic (*gold@ime.usp.br*)
ReConFig, December 5, 2017

Institute of Mathematics and Statistics
University of São Paulo

CNPq CAPES Hewlett Packard Enterprise