








SVase: A SystemVerilog pre-Elaborator

Yosys User's Group Meeting

Philippe Sauter phsauter@ethz.ch





PULP Platform

Open Source Hardware, the way it should be!

SystemVerilog





pulp-platform

Unfollow

Pinned

8 cores.

pulp Public This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain accelerated by a PULP cluster with

SystemVerilog 🗘 340 **%** 99

snitch Public

Lean but mean RISC-V system!

SystemVerilog ☆ 201 ٧ 41

This is the top-level project for the PULPissimo Platform, It instantiates a PULPissimo opensource system with a PULP SoC

pulpissimo Public

domain, but no cluster.

SystemVerilog

☆ 300 **پ** 140

hero Public


Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable manycore accelerators and an application-class host CPU, including full-stack software ...

SystemVerilog ☆ 70

People



Top languages



Most used topics

riscv asic fpga pulp risc-v

- We use it, a lot
 - The top language
 - 1M+ lines of code
- Code is Silicon-proven
- Works in commercial tools







PULP goes Fully-Open!



Frontend

Backend

Closed Synopsys

Closed *Innovus*

Open *Yosys*

Open OpenROAD

Open Verification Verilator







PULP goes Fully-Open!



Frontend

Backend

Closed Synopsys

Closed *Innovus*

Open *Yosys*

Open OpenROAD

Open Verification

Verilator



Iggy Iguana











Open *Yosys*

Open OpenROAD


Open Verification Verilator



Iggy Iguana









Iggy Iguana

















Iggy Iguana































Which Frontend-Tool?

•	υ
_	P
	P

	Synlig (Surelog)	SV2V	Slang/SVase
Language features	1055/1619	1169/1604	1604/1604!!!
RAM usage	24GB	4GB	1GB
Runtime	19min	14min	11 s
Development	Custom format + example driven	Verilog parser + example driven	SystemVerilog Spec
Language	C++	Haskell	C++

github.com/chipsalliance/sv-tests ()





















```
module test #(
    parameter int NoDefaultParam,
    parameter type PortTypeParam = logic
) ();
endmodule
module top #( ) ( );
    localparam int TopParam = 32'd5;
    localparam type TypeParam = struct packed {...};
   test #(
        .NoDefaultParam(TopParam),
        .PortTypeParam(TypeParam)
    ) i_test ( );
endmodule
```






```
module test #(
    parameter int NoDefaultParam,
    parameter type PortTypeParam = logic
) ();
endmodule
module top #( ) ( );
    localparam int TopParam = 32'd5;
    localparam type TypeParam = struct packed {...};
    test #(
        .NoDefaultParam(TopParam),
        .PortTypeParam(TypeParam)
    ) i_test ( );
endmodule
```






```
module test__1699695787177254841 #(
   ♠// unique parametrization
endmodule
module top_6142509188972423790 #( ) ( );
    localparam int TopParam = 32'd5;
    localparam type TypeParam = struct packed {...};
    test__1699695787177254841 #(
        .NoDefaultParam(TopParam),
        .PortTypeParam(TypeParam)
    ) i_test ( );
endmodule
```






```
module test__1699695787177254841 #(
    parameter int NoDefaultParam=32'd5,
    parameter type PortTypeParam=struct packed {...}
) ();
endmodule
module top__6142509188972423790 #( ) ( );
    localparam int TopParam = 32'd5;
    localparam type TypeParam = struct packed {...};
    test__1699695787177254841 #(
        .NoDefaultParam(TopParam),
        .PortTypeParam(TypeParam)
    ) i_test ( );
endmodule
```





```
module test__1699695787177254841 #(
    parameter int NoDefaultParam=32'd5,
    parameter type PortTypeParam=struct packed {...}
) ();
endmodule
module top__6142509188972423790 #( ) ( );
    localparam int TopParam = 32'd5;
    localparam type TypeParam = struct packed {...};
    test__1699695787177254841 #(
        .NoDefaultParam(TopParam),
        .PortTypeParam(TypeParam)
    ) i_test ( );
endmodule
```






```
module test__1699695787177254841 #(
    parameter int NoDefaultParam=32'd5,
    parameter type PortTypeParam=struct packed {...}
) ();
endmodule
module top__6142509188972423790 #( ) ( );
    localparam int TopParam = 32'd5;
    localparam type TypeParam = struct packed {...};
    test__1699695787177254841 #(
        .NoDefaultParam(TopParam),
        .PortTypeParam(TypeParam)
    ) i_test ( );
endmodule
```








- Simplifies SystemVerilog
- We do not want to be SV2V or Synlig
- Meant as a tool







- Simplifies SystemVerilog
- We do not want to be SV2V or Synlig
- Meant as a tool
- In the future
 - eg. Interfaces → structs
 - Better documentation (make it easier to customize passes)







Demo Time!





SystemVerilog



```
cheshire / hw / cheshire soc.sv
                1669 lines (1478 loc) · 55 KB
Code
        Blame
   ΤÜ
          module cheshire_soc import cheshire_pkg::*; #(
   11
                                                           complex types
   12
            parameter cheshire cfg t Cfg = '0
   13
   14
            // Debug Into for external hart
            parameter dm::hartinfo_t [iomsb(Cfg.NumExtDbgHarts):0] ExtHartinfo = '0,
   15
            // Interconnect types (must agree with cheshire config.
   16
           parameter type axi_ext_llc_req_t = logic,
   17
            parameter type axi_ext_llc_rsp_t = logic,
   18
            parameter type axi_ext_mst_req_t = logic,
   19
                                                               functions
            parameter type axi_ext_mst_rsp_t = logic,
   20
   21
            parameter type axlext_slv_req_t = logic,
            parameter type axi ext slv rsp t = logic,
   22
            parameter type reg_ext_req_t
                                            = logic,
   23
            parameter type reg ext rsp t
   24
                                              logic
   25
   26
            input logic
                               clk_i,
                                                      parametrized types
   27
            input logic
                               rst_ni,
            input logic
                               test mode i,
   28
                               boot_mode_i,
   29
            input logic [1:0]
                               rtc_i,
   30
            input logic
```

```
interface XBAR_PERIPH_BUS
 94
 95
           parameter ID_WIDTH = `NB_CORES+1
 96
 97
 98
           // REQUEST CHANNEL
           logic
 99
                                    req;
           logic [31:0]
                                    add;
100
           logic
101
                                    wen;
           logic [31:0]
102
                                    wdata:
           logic [3:0]
                                    be;
103
           logic
104
                                    gnt;
           logic [ID_WIDTH-1:0]
105
                                    id;
106
107
           // RESPONSE CHANNEL
                                    r valid;
108
           logic
           logic
109
                                    r_opc;
           logic [ID_WIDTH-1:0]
                                    r_id;
110
           logic [31:0]
111
                                    r_rdata;
112
113
           // Master Side
114
115
           modport Master
116
                 output req, output add, output wen,
117
                 input gnt, input r_rdata, input r_op
118
119
           );
```

interfaces



