	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
1	DE1_SoC	1221 (139)	1592 (9)	16128	0	107	0	DE1_SoC	DE1_SoC	work
1			56 (9)	0	0	_	0	DE1_SoC	audio_and_ video_confi	work
1	 Altera_UP_  2C:I2C_Co ntroller	1	14 (14)	0	0	O		. – .	Altera_UP_I 2C	work
2	 Altera_UP_  2C_AV_Au to_Initializ e:Auto_Init ialize		20 (20)	0	0	0		DE1_SoC  audio_and_ video_confi g:cfg  Altera_UP_I 2C_AV_Auto _Initialize:Au to_Initialize	_Initialize	work
3	Altera_UP_ Slow_Cloc k_Generat or:Clock_G enerator_4 00KHz		13 (13)	0	0	0		DE1_SoC  audio_and_ video_confi g:cfg  Altera_UP_S low_Clock_ Generator:Cl ock_Generat or_400KHz	Generator	work
2	 audio_cod  ec:codec	268 (11)	228 (2)	12288	0	0		DE1_SoC  audio_code c:codec	audio_code c	work
1	 Altera_UP_ Audio_In_ Deserialize r:Audio_In _Deserializ er		112 (40)	6144	0	0		audio_code	Altera_UP_A udio_In_Des erializer	work
1	 Altera_UP_ Audio_Bit_ Counter:A udio_Out_ Bit_Counte r		6 (6)	0	0	0	0	DE1_SoC  audio_code	Altera_UP_A udio_Bit_Co unter	work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
								alizer  Altera_UP_A udio_Bit_Co unter:Audio _Out_Bit_Co unter		
2	 Altera_UP_ SYNC_FIF O:Audio_In _Left_Chan nel_FIFO		33 (0)	3072	0	0		DE1_SoC  audio_code c:codec  Altera_UP_A udio_In_Des erializer:Aud io_In_Deseri alizer  Altera_UP_S YNC_FIFO:A udio_In_Left _Channel_FI FO		work
1	 scfifo:Sync _FIFO				0		0	DE1_SoC  audio_code c:codec  Altera_UP_A udio_In_Des erializer:Aud io_In_Deseri alizer  Altera_UP_S YNC_FIFO:A udio_In_Left _Channel_FI FO  scfifo:Sync_ FIFO		work
1	 scfifo_8ba 1:auto_gen erated		33 (0)	3072	0	O		DE1_SoC  audio_code c:codec  Altera_UP_A udio_In_Des erializer:Aud io_In_Deseri alizer  Altera_UP_S YNC_FIFO:A udio_In_Left _Channel_FI FO		work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
								scfifo:Sync_ FIFO  scfifo_8ba1: auto_genera ted		
1	 a_dpfifo_r 2a1:dpfifo		33 (13)	3072	0	0				work
1	 altsyncram _p3i1:FIFO ram		O (O)	3072	0	0				work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
2	l cntr_h2b:r d_ptr_msb l	7 (7)	6 (6)	0	0	0	0	m   DE1_SoC  audio_code c:codec  Altera_UP_A udio_In_Des erializer:Aud io_In_Deseri alizer  Altera_UP_S YNC_FIFO:A udio_In_Left _Channel_FI FO  scfifo:Sync_ FIFO  scfifo_8ba1: auto_genera ted  a_dpfifo_r2a 1:dpfifo  cntr_h2b:rd _ptr_msb		work
3	 cntr_i2b:w r_ptr	8 (8)	7 (7)	0	0	0				work
4	l cntr_u27:u	8 (8)	7 (7)	0	0	0		DE1_SoC  audio_code	cntr_u27	work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
	sedw_cou nter							c:codec  Altera_UP_A udio_In_Des erializer:Aud io_In_Deseri alizer  Altera_UP_S YNC_FIFO:A udio_In_Left _Channel_FI FO  scfifo:Sync_ FIFO  scfifo_8ba1: auto_genera ted  a_dpfifo_r2a 1:dpfifo  cntr_u27:us edw_counte r		
3	Altera_UP_ SYNC_FIF O:Audio_In _Right_Cha nnel_FIFO							audio_code c:codec  Altera_UP_A udio_In_Des erializer:Aud io_In_Deseri alizer  Altera_UP_S YNC_FIFO:A udio_In_Rig ht_Channel_ FIFO		
1	 scfifo:Sync _FIFO	47 (0)	33 (0)	3072	0	O		DE1_SoC  audio_code c:codec  Altera_UP_A udio_In_Des erializer:Aud io_In_Deseri alizer  Altera_UP_S YNC_FIFO:A udio_In_Rig ht_Channel_ FIFO		work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
								scfifo:Sync_ FIFO		
1	 scfifo_8ba 1:auto_gen erated		33 (0)	3072	0	0	0			work
1	 a_dpfifo_r 2a1:dpfifo		33 (13)	3072	0	0		IDE1_SoC  audio_code c:codec  Altera_UP_A udio_In_Des erializer:Aud io_In_Deseri alizer  Altera_UP_S YNC_FIFO:A udio_In_Rig ht_Channel_ FIFO  scfifo:Sync_ FIFO  scfifo_8ba1: auto_genera ted  a_dpfifo_r2a 1:dpfifo		work
1	 altsyncram _p3i1:FIFO ram		o (o)	3072	0	0	0	-		work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
								alizer  Altera_UP_S YNC_FIFO:A udio_In_Rig ht_Channel_ FIFO  scfifo:Sync_ FIFO  scfifo_8ba1: auto_genera ted  a_dpfifo_r2a 1:dpfifo  altsyncram_ p3i1:FIFOra m		
2	 cntr_h2b:r d_ptr_msb 				0	0	0			work
3	 cntr_i2b:w r_ptr	8 (8)	7 (7)	0	0	О				work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
								YNC_FIFO:A udio_In_Rig ht_Channel_ FIFO  scfifo:Sync_ FIFO  scfifo_8ba1: auto_genera ted  a_dpfifo_r2a 1:dpfifo  cntr_i2b:wr_ ptr		
4	 cntr_u27:u sedw_cou nter	8 (8)	7 (7)	0	0	0	0	-		work
2	 Altera_UP_ Audio_Out _Serializer: Audio_Out _Serializer		108 (42)	6144	0	0		audio_code c:codec  Altera_UP_A udio_Out_S erializer:Aud io_Out_Seri alizer	erializer	
1	 Altera_UP_ SYNC_FIF	48 (0)	33 (0)	3072	0	0		DE1_SoC  audio_code c:codec	Altera_UP_S YNC_FIFO	work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
	O:Audio_O ut_Left_Ch annel_FIF O							Altera_UP_A udio_Out_S erializer:Aud io_Out_Seri alizer  Altera_UP_S YNC_FIFO:A udio_Out_L eft_Channel _FIFO		
1	 scfifo:Sync _FIFO	48 (0)	33 (0)	3072	0	0		DE1_SoC  audio_code c:codec  Altera_UP_A udio_Out_S erializer:Aud io_Out_Seri alizer  Altera_UP_S YNC_FIFO:A udio_Out_L eft_Channel _FIFO  scfifo:Sync_ FIFO		work
1	 scfifo_8ba 1:auto_gen erated		33 (0)	3072	0	0		DE1_SoC  audio_code c:codec  Altera_UP_A udio_Out_S erializer:Aud io_Out_Seri alizer  Altera_UP_S YNC_FIFO:A udio_Out_L eft_Channel _FIFO  scfifo:Sync_ FIFO  scfifo_8ba1: auto_genera ted	scfifo_8ba1	work
1	 a_dpfifo_r 2a1:dpfifo		33 (13)	3072	0	0			a_dpfifo_r2a 1	work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
								udio_Out_S erializer:Aud io_Out_Seri alizer  Altera_UP_S YNC_FIFO:A udio_Out_L eft_Channel _FIFO  scfifo:Sync_ FIFO  scfifo_8ba1: auto_genera ted  a_dpfifo_r2a		
1	altsyncram _p3i1:FIFO ram						0	audio_code c:codec  Altera_UP_A udio_Out_S erializer:Aud io_Out_Seri alizer  Altera_UP_S YNC_FIFO:A udio_Out_L eft_Channel _FIFO  scfifo:Sync_ FIFO  scfifo_8ba1: auto_genera ted  a_dpfifo_r2a 1:dpfifo  altsyncram_ p3i1:FIFOra m		
2	l cntr_h2b:r d_ptr_msb l		6 (6)	0	0	0	0		_	work

Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
							Altera_UP_S YNC_FIFO:A udio_Out_L eft_Channel _FIFO  scfifo:Sync_ FIFO  scfifo_8ba1: auto_genera ted  a_dpfifo_r2a 1:dpfifo  cntr_h2b:rd _ptr_msb		
cntr_i2b:w r_ptr	8 (8)	7 (7)	0	0	0				work
cntr_u27:u sedw_cou nter	8 (8)	7 (7)	0	0	0		DE1_SoC  audio_code c:codec  Altera_UP_A udio_Out_S erializer:Aud io_Out_Seri alizer  Altera_UP_S YNC_FIFO:A udio_Out_L	_	work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
								eft_Channel _FIFO  scfifo:Sync_ FIFO  scfifo_8ba1: auto_genera ted  a_dpfifo_r2a 1:dpfifo  cntr_u27:us edw_counte		
2	Altera_UP_ SYNC_FIF O:Audio_O ut_Right_C hannel_FIF O		33 (0)	3072	0	0		  DE1_SoC  audio_code c:codec  Altera_UP_A udio_Out_S erializer:Aud io_Out_Seri alizer  Altera_UP_S YNC_FIFO:A udio_Out_Ri ght_Channel _FIFO		work
1	 scfifo:Sync _FIFO							DE1_SoC  audio_code c:codec  Altera_UP_A udio_Out_S erializer:Aud io_Out_Seri alizer  Altera_UP_S YNC_FIFO:A udio_Out_Ri ght_Channel _FIFO  scfifo:Sync_ FIFO		work
1	 scfifo_8ba 1:auto_gen erated		33 (0)	3072	0	0		DE1_SoC  audio_code c:codec  Altera_UP_A udio_Out_S erializer:Aud io_Out_Seri		work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
								alizer  Altera_UP_S YNC_FIFO:A udio_Out_Ri ght_Channel _FIFO  scfifo:Sync_ FIFO  scfifo_8ba1: auto_genera ted		
1	 a_dpfifo_r 2a1:dpfifo		33 (13)	3072	0	0	0	DE1_SoC		work
1	 altsyncram _p3i1:FIFO ram		O (O)	3072	0	0	0	-		work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
								auto_genera ted  a_dpfifo_r2a 1:dpfifo  altsyncram_ p3i1:FIFOra m		
2	l cntr_h2b:r d_ptr_msb l		6 (6)	0	0	0		IDE1_SoC  audio_code c:codec  Altera_UP_A udio_Out_S erializer:Aud io_Out_Seri alizer  Altera_UP_S YNC_FIFO:A udio_Out_Ri ght_Channel _FIFO  scfifo:Sync_ FIFO  scfifo_8ba1: auto_genera ted  a_dpfifo_r2a 1:dpfifo  cntr_h2b:rd _ptr_msb		work
3	 cntr_i2b:w r_ptr	8 (8)	7 (7)	0	0	0				work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
								a_dpfifo_r2a 1:dpfifo  cntr_i2b:wr_ ptr		
4	 cntr_u27:u sedw_cou nter	8 (8)	7 (7)	0	0	0		audio_code c:codec  Altera_UP_A udio_Out_S erializer:Aud io_Out_Seri alizer  Altera_UP_S YNC_FIFO:A udio_Out_Ri ght_Channel _FIFO  scfifo:Sync_ FIFO  scfifo_8ba1: auto_genera ted  a_dpfifo_r2a 1:dpfifo  cntr_u27:us edw_counte r		work
3	 Altera_UP_ Clock_Edg e:ADC_Left _Right_Clo ck_Edges		2 (2)	0	0	0		audio_code c:codec  Altera_UP_C lock_Edge:A DC_Left_Rig ht_Clock_Ed ges	-	
4	 Altera_UP_ Clock_Edg e:Bit_Clock _Edges			0	0	0			Altera_UP_C lock_Edge	work
5	 Altera_UP_ Clock_Edg e:DAC_Left _Right_Clo		2 (2)	0	0	0		DE1_SoC  audio_code c:codec  Altera_UP_C lock_Edge:D	Altera_UP_C lock_Edge	work

	on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Hierarchy Name	Entity Name	Library Name
	ck_Edges							AC_Left_Rig ht_Clock_Ed ges		
3	  board_logi  c:board		34 (34)	0	0	0		DE1_SoC  board_logic: board	board_logic	work
4	 clock_divi der:cdiv	23 (23)	23 (23)	0	0	0		DE1_SoC  clock_divide r:cdiv	clock_divide r	work
5	 clock_gen erator:my_ clock_gen	0 (0)	0 (0)	0	0	0		DE1_SoC  clock_gener ator:my_clo ck_gen	clock_gener ator	work
1	 altpll:DE_C lock_Gene rator_Audi o	1	0 (0)	0	0	0		DE1_SoC  clock_gener ator:my_clo ck_gen  altpll:DE_Cl ock_Generat or_Audio		work
1	 altpll_1uu 1:auto_gen erated		o (o)	0	0	O		DE1_SoC  clock_gener ator:my_clo ck_gen  altpll:DE_Cl ock_Generat or_Audio  altpll_1uu1: auto_genera ted	· <del>-</del>	work
6	collision_d etection:co mb_193	5 (5)	1 (1)	0	0	0		DE1_SoC  collision_de tection:com b_193	collision_de tection	work
7	counter:sc	52 (52)	40 (40)	0	0	0		DE1_SoC  counter:scor ing	counter	work
8	 generate_r ow:row	20 (16)	15 (12)	0	0	0	0	_	generate_ro w	work
1	LFSR:lfsr		, ,	0	0	0		DE1_SoC  generate_ro w:row  LFSR:lfsr	LFSR	work
9	keyboard_ press_driv	26 (12)	55 (21)	0	0	0		DE1_SoC  keyboard_p ress_driver:	keyboard_p ress_driver	work

	on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Hierarchy Name	Entity Name	Library Name
	er:keyboar d							keyboard		
1			34 (34)	0	0	0	0	DE1_SoC  keyboard_p ress_driver: keyboard  keyboard_in ner_driver:k bd	_	work
10	 obstacle_l ogic:obs	0 (0)	134 (134)	0	0	0	0	DE1_SoC  obstacle_lo gic:obs	obstacle_lo gic	work
11	player:pl	15 (15)	5 (5)	0	0	0	0	DE1_SoC  player:pl	player	work
12	 sld_hub:au to_hub		91 (0)	0	0	0			sld_hub	altera_sld
1	alt_sld_fab _with_jtag_ input: \instrumen tation_fabr ic_with_no de_gen:fab ric_gen_ne w_way:wit h_jtag_inp ut_gen:inst rumentatio n_fabric				0	0		sld_hub:aut o_hub  alt_sld_fab_ with_jtag_in put: \instrument ation_fabric_ with_node _gen:fabric_ gen_new_w ay:with_jtag _input_gen:i nstrumentat ion_fabric	put	
1	 alt_sld_fab :instrumen tation_fabr ic		91 (0)	0	0	0		DE1_SoC  sld_hub:aut o_hub  alt_sld_fab_ with_jtag_in put: \instrument ation_fabric_ with_node _gen:fabric_ gen_new_w ay:with_jtag _input_gen:i nstrumentat ion_fabric		alt_sld_fab

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
								alt_sld_fab:i nstrumentat ion_fabric		
1	 alt_sld_fab _alt_sld_fa b:alt_sld_f ab		91 (5)	0	0	0		DE1_SoC  sld_hub:aut o_hub  alt_sld_fab_ with_jtag_in put: \instrument ation_fabric_ with_node _gen:fabric_ gen_new_w ay:with_jtag _input_gen:i nstrumentat ion_fabric  alt_sld_fab:i nstrumentat ion_fabric  alt_sld_fab_ alt_sld_fab alt_sld_fab		alt_sld_fab
1	 alt_sld_fab _alt_sld_fa b_sldfabric c:sldfabric		86 (0)	0	0	0		sld_hub:aut	sldfabric	alt_sld_fab

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
								sldfabric:sld		
1	 sld_jtag_h ub: \jtag_hub_ gen:real_sl d_jtag_hub 		86 (58)	0	O	0	0	fabric		work
								en:real_sld_j		
1	 sld_rom_sr :hub_info_ reg		9 (9)	0	0	0	0	tag_hub   DE1_SoC  sld_hub:aut o_hub  alt_sld_fab_ with_jtag_in put: \instrument ation_fabric_ with_node _gen:fabric_ gen_new_w ay:with_jtag _input_gen:i nstrumentat ion_fabric		work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
								alt_sld_fab:i nstrumentat ion_fabric  alt_sld_fab_ alt_sld_fab  alt_sld_fab_ alt_sld_fab_ sldfabric:sld fabric  sld_jtag_hu b: \jtag_hub_g en:real_sld_j sld_rom_sr: hub_info_re		
2	 sld_shado w_jsm:sha dow_jsm	18 (18)	19 (19)	0	0	0	0	g		altera_sld

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
								tag_hub  sld_shadow _jsm:shado w_jsm		
13	sld_signalt ap:auto_si gnaltap_0		632 (60)	3840	0	0		DE1_SoC  sld_signalta p:auto_signa ltap_0	I <sup>-</sup>	work
1	 sld_signalt ap_impl:sl d_signalta p_body		572 (0)	3840	0	0		DE1_SoC  sld_signalta p:auto_signa ltap_0  sld_signalta p_impl:sld_s ignaltap_bo dy		work
1	 sld_signalt ap_implb:s ld_signalta p_body		572 (194)	3840	O	O		DE1_SoC  sld_signalta p:auto_signa ltap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody		work
1	 altdpram: \stp_non_z ero_ram_g en:attribut e_mem_ge n:attribute _mem		46 (46)	0	0	0	0			work
1	I	2 (0)	0 (0)	0	0	0	0	DE1_SoC	lpm_decode	work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
	lpm_deco de:wdecod er							sld_signalta p:auto_signa ltap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  altdpram: \stp_non_ze ro_ram_gen: attribute_m em_gen:attri bute_mem  lpm_decode		
1	 decode_vn f:auto_gen erated		O (O)	0	0	0	0	:wdecoder	decode_vnf	work
2	 altsyncram : \stp_non_z ero_ram_g		0 (0)	3840	0	0	0		altsyncram	work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
	en:stp_buf fer_ram							p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  altsyncram: \stp_non_ze ro_ram_gen: stp_buffer_r am		
1	 altsyncram _cb84:auto _generate d		O (O)	3840	0	0	0			work
3	 lpm_shiftr eg:segmen t_offset_co nfig_deseri alize		7 (7)	0	0	0		DE1_SoC  sld_signalta p:auto_signa ltap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  lpm_shiftreg :segment_of fset_config_		work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Hierarchy Name	Entity Name	Library Name
4	  pm_shiftr  eg:status_r  egister	17 (17)	17 (17)	0	0	0	0	deserialize  DE1_SoC  sld_signalta p:auto_signa ltap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  lpm_shiftreg :status_regis ter		work
5	serial_crc_ 16: \tdo_crc_g en:tdo_crc _calc						0	IDE1_SoC  sld_signalta p:auto_signa ltap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  serial_crc_1 6: \tdo_crc_ge n:tdo_crc_ca lc		
6	 sld_buffer _manager: sld_buffer _manager_ inst	58 (58)	44 (44)	0	0	O		DE1_SoC  sld_signalta p:auto_signa ltap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  sld_buffer_ manager:sld	manager	work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
								_buffer_ma nager_inst		
7	 sld_ela_co ntrol:ela_c ontrol	38 (1)	166 (1)	0	0		0			work
1	 lpm_shiftr eg:trigger_ config_des erialize		4 (4)	0	0	0		IDE1_SoC  sld_signalta p:auto_signa ltap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  sld_ela_cont rol:ela_contr ol  lpm_shiftreg :trigger_conf ig_deserializ e		work
2	sld_ela_ba sic_multi_l evel_trigge r: \basic_mul ti_level_m bpm_trigg er_gen:mul ti_level_m bpm		150 (0)	0	0	О	0		l_trigger	work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
								ody  sld_ela_contr ol  sld_ela_basi c_multi_leve l_trigger: \basic_multi _level_mbp m_trigger_g en:multi_lev el_mbpm		
1	 lpm_shiftr eg:trigger_ condition_ deserialize 		90 (90)	0	0	0	0			work
2	l sld_mbpm g: \trigger_m odules_ge n:0:trigger_ match		60 (0)	0	0	0	0		sld_mbpmg	work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
								sld_signalta p_implb:sld _signaltap_b ody  sld_ela_contr ol!ela_contr ol  sld_ela_basi c_multi_leve l_trigger: \basic_multi _level_mbp m_trigger_g en:multi_lev el_mbpm  sld_mbpmg: \trigger_mo dules_gen:0: trigger_matc		
1	sld_sbpmg : \gen_sbp mg_pipeli ne_less_th an_two:sm 0:0:sm1		2 (2)	0	O	0	0	h  DE1_SoC  sld_signalta p:auto_signa ltap_O  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  sld_ela_cont rol:ela_cont rol!ela_cont c_multi_leve l_trigger: \basic_multi _level_mbp m_trigger_g en:multi_lev el_mbpm  sld_mbpmg: \trigger_mo dules_gen:0: trigger_matc		work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Hierarchy Name	Entity Name	Library Name
								h  sld_sbpmg: \gen_sbpmg _pipeline_le ss_than_two :sm0:0:sm1		
22	sld_sbpmg : \gen_sbp mg_pipeli ne_less_th an_two:sm 0:10:sm1		2 (2)	O	O	0		DE1_SoC  sld_signalta p:auto_signa ltap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  sld_ela_cont rol:ela_cont rol:ela_cont ol  sld_ela_basi c_multi_leve l_trigger: \basic_multi _level_mbp m_trigger_g en:multi_lev el_mbpm  sld_mbpmg: \trigger_mo dules_gen:0: trigger_matc h  sld_sbpmg: \gen_sbpmg _pipeline_le ss_than_two :sm0:10:sm1		work
3	sld_sbpmg : \gen_sbp mg_pipeli ne_less_th an_two:sm 0:11:sm1		2 (2)	0	0	0	0		sld_sbpmg	work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
								sld_signalta p_implb:sld _signaltap_b ody  sld_ela_cont rol:ela_contr ol  sld_ela_basi c_multi_leve l_trigger: \basic_multi _level_mbp m_trigger_g en:multi_lev el_mbpm  sld_mbpmg: \trigger_mo dules_gen:0: trigger_matc h  sld_sbpmg: \gen_sbpmg _pipeline_le ss_than_two :sm0:11:sm1		
4	sld_sbpmg : \gen_sbp mg_pipeli ne_less_th an_two:sm 0:12:sm1		2 (2)	0	O	0	0			work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
								el_mbpm  sld_mbpmg: \trigger_mo dules_gen:0: trigger_matc h  sld_sbpmg: \gen_sbpmg _pipeline_le		
								ss_than_two :sm0:12:sm1		
5	sld_sbpmg : \gen_sbp mg_pipeli ne_less_th an_two:sm 0:13:sm1						0	DE1_SoC  sld_signalta p:auto_signa ltap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  sld_ela_contr ol  sld_ela_contr ol  sld_ela_basi c_multi_leve l_trigger: \basic_multi _level_mbp m_trigger_g en:multi_lev el_mbpm  sld_mbpmg: \trigger_mo dules_gen:0: trigger_matc h  sld_sbpmg: \gen_sbpmg _pipeline_le ss_than_two :sm0:13:sm1		work
6	l sld_sbpmg		2 (2)	0	0	0		sld_signalta	sld_sbpmg	work
	-							p:auto_signa		

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
	\gen_sbp mg_pipeli ne_less_th an_two:sm 0:14:sm1							Itap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  sld_ela_contr rol:ela_contr rol:ela_contr ol  sld_ela_basi c_multi_leve l_trigger: \basic_multi _level_mbp m_trigger_g en:multi_lev el_mbpm  sld_mbpmg: \trigger_mo dules_gen:0: trigger_matc h  sld_sbpmg: \gen_sbpmg _pipeline_le ss_than_two :sm0:14:sm1		
7	 sld_sbpmg : \gen_sbp mg_pipeli ne_less_th an_two:sm 0:15:sm1		2 (2)	0	O	0		DE1_SoC  sld_signalta p:auto_signa ltap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  sld_ela_cont rol:ela_cont ol  sld_ela_basi c_multi_leve		work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
								l_trigger: \basic_multi _level_mbp m_trigger_g en:multi_lev el_mbpm  sld_mbpmg: \trigger_mo dules_gen:0: trigger_matc h  sld_sbpmg: \gen_sbpmg _pipeline_le ss_than_two :sm0:15:sm1		
3	sld_sbpmg : \gen_sbp mg_pipeli ne_less_th an_two:sm 0:16:sm1		2 (2)	0	0	0	0		sld_sbpmg	work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
								ss_than_two :sm0:16:sm1		
9	sld_sbpmg : \gen_sbp mg_pipeli ne_less_th an_two:sm 0:17:sm1		2 (2)	0	0	0	0		sld_sbpmg	work
10	sld_sbpmg : \gen_sbp mg_pipeli ne_less_th an_two:sm 0:18:sm1		2 (2)	0	0	0		DE1_SoC  sld_signalta p:auto_signa ltap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody		work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
								sld_ela_control:ela_control:ela_control  sld_ela_basic_multi_level_mbpm_trigger_gen:multi_level_mbpmg: \trigger_modules_gen:O:trigger_match  sld_sbpmg:\gen_sbpmg _pipeline_less_than_two:sm0:18:sm1		
111	sld_sbpmg : \gen_sbp mg_pipeli ne_less_th an_two:sm 0:19:sm1		2 (2)	0	O	0	0		sld_sbpmg	work

Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
							trigger_matc h  sld_sbpmg: \gen_sbpmg _pipeline_le ss_than_two :sm0:19:sm1		
sld_sbpmg : \gen_sbp mg_pipeli ne_less_th an_two:sm 0:1:sm1	1 (1)	2 (2)	0	0	0	0		sld_sbpmg	work
sld_sbpmg : \gen_sbp mg_pipeli ne_less_th an_two:sm		2 (2)	0	0	0	0			work

Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
0:20:sm1							dy  sld_signalta p_implb:sld _signaltap_b ody  sld_ela_cont rol:ela_contr ol  sld_ela_basi c_multi_leve l_trigger: \basic_multi _level_mbp m_trigger_g en:multi_lev el_mbpm  sld_mbpmg: \trigger_mo dules_gen:0: trigger_matc h  sld_sbpmg: \gen_sbpmg _pipeline_le ss_than_two :sm0:20:sm1		
sld_sbpmg : \gen_sbp mg_pipeli ne_less_th an_two:sm 0:21:sm1		2 (2)	0	0	0				work

Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
							en:multi_lev el_mbpm  sld_mbpmg: \trigger_mo dules_gen:0: trigger_matc h		
	2 (4)	2 (2)					sld_sbpmg: \gen_sbpmg _pipeline_le ss_than_two :sm0:21:sm1		
sld_sbpmg :    \gen_sbp    mg_pipeli    ne_less_th    an_two:sm    0:22:sm1		2 (2)	O	0	0		DE1_SoC  sld_signalta p:auto_signa ltap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  sld_ela_cont rol:ela_cont rol:ela_cont rol! sld_ela_basi c_multi_leve l_trigger: \basic_multi _level_mbp m_trigger_g en:multi_lev el_mbpm  sld_mbpmg: \trigger_mo dules_gen:0: trigger_matc h  sld_sbpmg: \gen_sbpmg _pipeline_le ss_than_two :sm0:22:sm1		work
16   sld_sbpmg		2 (2)	0	0	0	0		sld_sbpmg	work

Comp on Hierai Noc	chy ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
lgen_s mg_pip ne_less an_two 0:23:sr	peli s_th v:sm						p:auto_signa ltap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  sld_ela_cont rol:ela_contr ol  sld_ela_basi c_multi_leve l_trigger: \basic_multi _level_mbp m_trigger_g en:multi_lev el_mbpm  sld_mbpmg: \trigger_mo dules_gen:0: trigger_matc h  sld_sbpmg: \gen_sbpmg _pipeline_le		
17   sld_sb : \gen_s mg_pip ne_les: an_two 0:24:sr	bp peli s_th :sm	2 (2)	0	0	0	0	ss_than_two :sm0:23:sm1  DE1_SoC  sld_signalta p:auto_signa ltap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  sld_ela_cont rol:ela_contr ol  sld_ela_basi		work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
								c_multi_leve l_trigger: \basic_multi _level_mbp m_trigger_g en:multi_lev el_mbpm  sld_mbpmg: \trigger_mo dules_gen:0: trigger_matc h  sld_sbpmg: \gen_sbpmg _pipeline_le ss_than_two :sm0:24:sm1		
18	sld_sbpmg : \gen_sbp mg_pipeli ne_less_th an_two:sm 0:25:sm1		2 (2)	0	0	0	0		sld_sbpmg	work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
								_pipeline_le ss_than_two :sm0:25:sm1		
11	sld_sbpmg : \gen_sbp mg_pipeli ne_less_th an_two:sm 0:26:sm1		2 (2)	O	O	0		DE1_SoC  sld_signalta p:auto_signa ltap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  sld_ela_cont rol:ela_cont rol:ela_cont ol  sld_ela_basi c_multi_leve l_trigger: \basic_multi _level_mbp m_trigger_g en:multi_lev el_mbpm  sld_mbpmg: \trigger_mo dules_gen:0: trigger_matc h  sld_sbpmg: \gen_sbpmg _pipeline_le ss_than_two :sm0:26:sm1		work
2	o   sld_sbpmg : \gen_sbp mg_pipeli ne_less_th an_two:sm 0:27:sm1		2 (2)	0	0	Ο		DE1_SoC  sld_signalta p:auto_signa ltap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b		work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
								ody  sld_ela_cont rol:ela_contr ol  sld_ela_basi c_multi_leve l_trigger: \basic_multi _level_mbp m_trigger_g en:multi_lev el_mbpm  sld_mbpmg: \trigger_mo dules_gen:0: trigger_matc h  sld_sbpmg: \gen_sbpmg _pipeline_le ss_than_two		
21	l sld_sbpmg : \gen_sbp mg_pipeli ne_less_th an_two:sm 0:28:sm1		2 (2)	0	0	0	0	:sm0:27:sm1  DE1_SoC  sld_signalta p:auto_signa ltap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  sld_ela_cont rol:ela_cont rol:ela_cont col  sld_ela_basi c_multi_leve l_trigger: \basic_multi _level_mbp m_trigger_g en:multi_lev el_mbpm  sld_mbpmg: \trigger_mo		work

Compilat on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
							dules_gen:0: trigger_matc h  sld_sbpmg: \gen_sbpmg _pipeline_le ss_than_two :sm0:28:sm1		
sld_sbpmi : \gen_sbp mg_pipeli ne_less_th an_two:sm 0:29:sm1		2 (2)	0	0	0	0		sld_sbpmg	work
23   sld_sbpm; : \gen_sbp mg_pipeli ne_less_th	g.	2 (2)	0	0	0	0	:sm0:29:sm1  DE1_SoC  sld_signalta p:auto_signa  tap_0  sld_signalta p_impl:sld_s		work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
	an_two:sm 0:2:sm1							ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  sld_ela_contr ol! sld_ela_basi c_multi_leve l_trigger: \basic_multi _level_mbp m_trigger_g en:multi_lev el_mbpm  sld_mbpmg: \trigger_mo dules_gen:0: trigger_matc h  sld_sbpmg: \gen_sbpmg _pipeline_le ss_than_two :sm0:2:sm1		
244	sld_sbpmg : \gen_sbp mg_pipeli ne_less_th an_two:sm 0:3:sm1		2 (2)	O	0	0		DE1_SoC  sld_signalta p:auto_signa ltap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  sld_ela_cont rol:ela_contr ol  sld_ela_basi c_multi_leve l_trigger: \basic_multi _level_mbp		work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
								m_trigger_g en:multi_lev el_mbpm  sld_mbpmg: \trigger_mo dules_gen:0: trigger_matc h  sld_sbpmg: \gen_sbpmg _pipeline_le		
2	5 1	1 (1)	2 (2)	0	0	0		ss_than_two :sm0:3:sm1	sld_sbpmg	work
	sld_sbpmg ; \gen_sbp mg_pipeli ne_less_th an_two:sm 0:4:sm1		- \( - \)					sld_signalta p:auto_signa ltap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  sld_ela_contr ol  sld_ela_contr ol  sld_ela_basi c_multi_leve l_trigger: \basic_multi _level_mbp m_trigger_g en:multi_lev el_mbpm  sld_mbpmg: \trigger_mo dules_gen:0: trigger_matc h  sld_sbpmg: \gen_sbpmg _pipeline_le ss_than_two :sm0:4:sm1		
20	5 I	1 (1)	2 (2)	0	0	0	0		sld_sbpmg	work
L										

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
	sld_sbpmg : \gen_sbp mg_pipeli ne_less_th an_two:sm 0:5:sm1							sld_signalta p:auto_signa ltap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  sld_ela_cont rol:ela_contr ol  sld_ela_basi c_multi_leve l_trigger: \basic_multi _level_mbp m_trigger_g en:multi_lev el_mbpm  sld_mbpmg: \trigger_mo dules_gen:0: trigger_matc h  sld_sbpmg: \gen_sbpmg _pipeline_le ss_than_two :sm0:5:sm1		
27	sld_sbpmg : \gen_sbp mg_pipeli ne_less_th an_two:sm 0:6:sm1		2 (2)	0	0	0	0			work

Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
							sld_ela_basi c_multi_leve l_trigger: \basic_multi _level_mbp m_trigger_g en:multi_lev el_mbpm  sld_mbpmg: \trigger_mo dules_gen:0: trigger_matc h  sld_sbpmg: \gen_sbpmg _pipeline_le ss_than_two		
							:sm0:6:sm1		
sld_sbpmg : \gen_sbp mg_pipeli ne_less_th an_two:sm 0:7:sm1		2 (2)	0	O	0		DE1_SoC  sld_signalta p:auto_signa ltap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  sld_ela_contr ol  sld_ela_contr ol  sld_ela_basi c_multi_leve l_trigger: \basic_multi _level_mbp m_trigger_g en:multi_lev el_mbpm  sld_mbpmg: \trigger_mo dules_gen:0: trigger_matc h  sld_sbpmg:		work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
							l .	\gen_sbpmg _pipeline_le ss_than_two :sm0:7:sm1		
25	sld_sbpmg : \gen_sbp mg_pipeli ne_less_th an_two:sm 0:8:sm1				0			sld_signalta p:auto_signa ltap_O  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  sld_ela_contr ol!ela_contr ol!ela_contr oll sld_ela_basi c_multi_leve l_trigger: \basic_multi _level_mbp m_trigger_g en:multi_lev el_mbpm  sld_mbpmg: \trigger_mo dules_gen:O: trigger_matc h  sld_sbpmg: \gen_sbpmg _pipeline_le ss_than_two :sm0:8:sm1		work
30	sld_sbpmg: \gen_sbp mg_pipeli ne_less_th an_two:sm 0:9:sm1		2 (2)	0	0	0		DE1_SoC  sld_signalta p:auto_signa ltap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld	sld_sbpmg	work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
								_signaltap_b ody  sld_ela_contr ol!ela_contr ol  sld_ela_basi c_multi_leve l_trigger: \basic_multi _level_mbp m_trigger_g en:multi_lev el_mbpm  sld_mbpmg: \trigger_mo dules_gen:0: trigger_matc h  sld_sbpmg: \gen_sbpmg _pipeline_le ss_than_two		
3	 sld_ela_tri gger_flow_ mgr: \builtin:ela _trigger_fl ow_mgr_e ntity		11 (1)	0	0	0	0	:sm0:9:sm1  DE1_SoC  sld_signalta p:auto_signa ltap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  sld_ela_cont rol:ela_cont rol:ela_trig ger_flow_m gr: \builtin:ela_t rigger_flow mgr_entity	gr	work
1	  lpm_shiftr  eg:trigger_	0 (0)	10 (10)	0	0	0	0	DE1_SoC  sld_signalta p:auto_signa	lpm_shiftreg	work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
	config_des erialize							Itap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  sld_ela_cont rol:ela_contr ol  sld_ela_trig ger_flow_m gr: \builtin:ela_t rigger_flow_ mgr_entity  lpm_shiftreg :trigger_conf ig_deserializ e		
8	l sld_offloa d_buffer_ mgr: \stp_non_z ero_depth _offload_g en:stp_offl oad_buff_ mgr_inst		77 (0)	0	0	0	0			work
1	  lpm_count  er:  adv_point  3_and_m  ore:advanc		5 (0)	0	0	0	0		lpm_counte r	work

Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
e_pointer_ counter							ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  sld_offload_ buffer_mgr: \stp_non_ze ro_depth_of fload_gen:st p_offload_b uff_mgr_inst   lpm_counte r: \adv_point_ 3_and_more :advance_po inter_counte r		
 cntr_u8i:au to_generat ed		5 (5)	0	0	0		DE1_SoC  sld_signalta p:auto_signa ltap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  sld_offload_ buffer_mgr: \stp_non_ze ro_depth_of fload_gen:st p_offload_b uff_mgr_inst   lpm_counte r: \adv_point_ 3_and_more :advance_po inter_counte		work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
								r  cntr_u8i:aut o_generated		
2	 lpm_count er:read_po inter_coun ter	7 (0)			0			DE1_SoC  sld_signalta p:auto_signa ltap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  sld_offload_ buffer_mgr: \stp_non_ze ro_depth_of fload_gen:st p_offload_b uff_mgr_inst   lpm_counte r:read_point er_counter		work
1	 cntr_4vi:au to_generat ed		7 (7)	0	0	0		DE1_SoC  sld_signalta p:auto_signa ltap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  sld_offload_ buffer_mgr: \stp_non_ze ro_depth_of fload_gen:st p_offload_b uff_mgr_inst   lpm_counte		work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
								r:read_point er_counter  cntr_4vi:aut o_generated		
3	 lpm_count er:status_a dvance_po inter_coun ter		4 (0)	0	0	0	0		lpm_counte r	work
	 cntr_09i:au to_generat ed	I	4 (4)	0	0	0		DE1_SoC  sld_signalta p:auto_signa ltap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  sld_offload_ buffer_mgr: \stp_non_ze ro_depth_of fload_gen:st p_offload_b uff_mgr_inst		work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
								  pm_counte r:status_adv ance_pointe r_counter  cntr_09i:aut o_generated		
4	 lpm_count er:status_r ead_point er_counter 		1 (0)	0	0	0		DE1_SoC  sld_signalta p:auto_signa ltap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  sld_offload_ buffer_mgr: \stp_non_ze ro_depth_of fload_gen:st p_offload_b uff_mgr_inst   lpm_counte r:status_rea d_pointer_c ounter		work
1	 cntr_kri:au to_generat ed		1 (1)	0	0	0		DE1_SoC  sld_signalta p:auto_signa ltap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  sld_offload_ buffer_mgr: \stp_non_ze ro_depth_of		work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
								fload_gen:st p_offload_b uff_mgr_inst   lpm_counte r:status_rea d_pointer_c ounter  cntr_kri:auto		
L								_generated		
5	  pm_shiftr  eg:info_dat  a_shift_out 		15 (15)	0	0	0		DE1_SoC  sld_signalta p:auto_signa ltap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  sld_offload_b uffer_mgr: \stp_non_ze ro_depth_of fload_gen:st p_offload_b uff_mgr_inst   lpm_shiftreg :info_data_s hift_out		work
6	 lpm_shiftr eg:ram_dat a_shift_out 		30 (30)	0	0	0	0			work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
								\stp_non_ze ro_depth_of rload_gen:st p_offload_b uff_mgr_inst l lpm_shiftreg		
								:ram_data_s hift_out		
7	  pm_shiftr  eg:status_  data_shift_  out	1 (1)	15 (15)	0	0	0		DE1_SoC  sld_signalta p:auto_signa ltap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  sld_offload_ buffer_mgr: \stp_non_ze ro_depth_of fload_gen:st p_offload_b uff_mgr_inst   lpm_shiftreg :status_data _shift_out		work
9	sld_rom_sr		8 (8)	0	0	0	0	DE1_SoC  sld_signalta		work
1	crc_rom_s	102 (102)	171 (171)		0	0		p:auto_signa ltap_0  sld_signalta p_impl:sld_s ignaltap_bo dy  sld_signalta p_implb:sld _signaltap_b ody  sld_rom_sr: crc_rom_sr		nyork.
Ľ	4 I	103 (103)		<b>U</b>	0	0		DE1_SoC	update_scre	WUI K

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
	update_scr een:su							update_scre en:su	en	
15	video_driv er:v1	118 (74)	98 (49)	0	0	0		DE1_SoC  video_driver :v1	video_driver	work
1	 CLOCK25_ PLL:c25_g en	0 (0)	0 (0)	0	0	0		DE1_SoC  video_driver :v1  CLOCK25_P LL:c25_gen	CLOCK25_P LL	CLOCK25_P LL
1	CLOCK25_ PLL_0002: clock25_pl l_inst		0 (0)	0	0	0		DE1_SoC  video_driver :v1  CLOCK25_P LL:c25_gen  CLOCK25_P LL_0002:clo ck25_pll_ins t		CLOCK25_P LL
1	 altera_pll:a  tera_pll_i		0 (0)	0	0	0		DE1_SoC  video_driver :v1  CLOCK25_P LL:c25_gen  CLOCK25_P LL_0002:clo ck25_pll_ins t  altera_pll:alt era_pll_i		work
2	 altera_up_ avalon_vid eo_vga_ti ming:video 	44 (44)	49 (49)	0	0	0		DE1_SoC  video_driver :v1  altera_up_a valon_video _vga_timing: video	altera_up_a valon_video _vga_timing	work