

1) Detailed signal description


Table 11-2. PORT interface—detailed signal description

Signal	I/O		Description
PORTx[31:0]	I/O	External interrupt.	
		State meaning	Asserted—pin is logic one.
			Negated—pin is logic zero.
		Timing	Assertion—may occur at any time and can assert asynchronously to the system clock.
			Negation—may occur at any time and can assert asynchronously to the system clock.

Where x = A, B, C, D, E

2) Register Description

2.1) Pin Control Register n (PORTx_PCRn)





* Notes:


x = Undefined at reset.

Field	Description
23–20	This field is reserved.
Reserved	This read-only field is reserved and always has the value 0.
19–16	Interrupt Configuration
IRQC	This field is read only for pins that do not support interrupt generation.
	The pin interrupt configuration is valid in all digital pin muxing modes. The corresponding pin is configured
	to generate interrupt/DMA request as follows:
	0000 Interrupt/DMA request disabled.
	0001 DMA request on rising edge.
	0010 DMA request on falling edge.
	0011 DMA request on either edge.
	1000 Interrupt when logic zero.
	1001 Interrupt on rising edge.
	1010 Interrupt on falling edge.
	1011 Interrupt on either edge.
	1100 Interrupt when logic one.
	Others Reserved

15–11 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
10-8 MUX	Pin Mux Control Not all pins support all pin muxing slots. Unimplemented pin muxing slots are reserved and may result in configuring the pin for a different pin muxing slot. The corresponding pin is configured in the following pin muxing slot as follows: 000 Pin disabled (analog). 001 Alternative 1 (GPIO). 010 Alternative 2 (chip-specific). 101 Alternative 3 (chip-specific). 101 Alternative 5 (chip-specific). 110 Alternative 6 (chip-specific). 111 Alternative 7 (chip-specific).
7 Reserved	This field is reserved. This read-only field is reserved and always has the value 0
6 DSE	Drive Strength Enable This bit is read only for pins that do not support a configurable drive strength. Drive strength configuration is valid in all digital pin muxing modes. 0 Low drive strength is configured on the corresponding pin, if pin is configured as a digital output. 1 High drive strength is configured on the corresponding pin, if pin is configured as a digital output.
5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4 PFE	Passive Filter Enable This bit is read only for pins that do not support a configurable passive input filter. Passive filter configuration is valid in all digital pin muxing modes. 0 Passive input filter is disabled on the corresponding pin. 1 Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.
3 Reserved	This field is reserved. This read-only field is reserved and always has the value 0
2 SRE	Slew Rate Enable This bit is read only for pins that do not support a configurable slew rate. Slew rate configuration is valid in all digital pin muxing modes. 0 Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output. 1 Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.
1 PE	Pull Enable This bit is read only for pins that do not support a configurable pull resistor. Refer to the Chapter of Signal Multiplexing and Signal Descriptions for the pins that support a configurable pull resistor. Pull configuration is valid in all digital pin muxing modes. 0 Internal pullup or pulldown resistor is not enabled on the corresponding pin. 1 Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.
O PS	Pull Select This bit is read only for pins that do not support a configurable pull resistor direction. Pull configuration is valid in all digital pin muxing modes. O Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set. 1 Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set.

2.1) Global Pin Control Low Register (PORTx_GPCLR)

Address: Base address + 80h offset




Field	Description
31–16	Global Pin Write Enable
GPWE	Selects which Pin Control Registers (15 through 0) bits [15:0] update with the value in GPWD.
	O Corresponding Pin Control Register is not updated with the value in GPWD.
	1 Corresponding Pin Control Register is updated with the value in GPWD

15-0	Global Pin Write Data
GPWD	Write value that is written to all Pin Control Registers bits [15:0] that are selected by GPWE.

2.1) Global Pin Control High Register (PORTx_GPCHR)

Address: Base address + 84h offset



Field	Description
31–16 GPWE	Global Pin Write Enable Selects which Pin Control Registers (31through 16) bits [15:0] update with the value in GPWD. 0 Corresponding Pin Control Register is not updated with the value in GPWD. 1 Corresponding Pin Control Register is updated with the value in GPWD
15–0 GPWD	Global Pin Write Data Write value that is written to all Pin Control Registers bits [15:0] that are selected by GPWE.

2.2) Interrupt Status Flag Register (PORTx_ISFR)

Address: Base address + A0h offset



Field	Description
31–0	Interrupt Status Flag
ISF	Each bit in the field indicates the detection of the configured interrupt of the same number as the field.
	0 Configured interrupt is not detected.
	1 Configured interrupt is detected. If the pin is configured to generate a DMA request, then the
	corresponding flag will be cleared automatically at the completion of the requested DMA transfer.
	Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level
	sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is
	cleared.

2.2) Keil definition

```
/** PORT - Register Layout Typedef */
typedef struct {
__IO uint32_t PCR[32];
                                    /**< Pin Control Register n, array offset: 0x0, array step: 0x4 */
__O uint32_t GPCLR;
                                    /**< Global Pin Control Low Register, offset: 0x80 */
__O uint32_t GPCHR;
                                    /**< Global Pin Control High Register, offset: 0x84*/
  uint8_t RESERVED_0[24];
  IO uint32_t ISFR;
                                    /**< Interrupt Status Flag Register, offset: 0xA0 */
} PORT_Type;
/** Peripheral PORTA base address */
#define PORTA_BASE
                                    (0x40049000u)
/** Peripheral PORTA base pointer */
#define PORTA
                                ((PORT_Type *)PORTA_BASE)
```