



## 1) INTRODUCTION

The system integration module (SIM) provides system control and chip configuration registers.

## 2) FEATURES

System clocking configuration

- System clock divide values
  - Architectural clock gating control
  - ERCLK32K clock selection
  - USB clock selection
  - UART0 and TPM clock selection
- Flash and System RAM size configuration
- USB regulator configuration
- TPM external clock and input capture selection
- UART receive/transmit source selection/configuration

## 3) REGISTER DEFINITION

See reference manual for more details.

```

/** SIM - Register Layout Typedef */
typedef struct {
    __IO uint32_t SOPT1;           /**< System Options Register 1, offset: 0x0 */
    __IO uint32_t SOPT1CFG;       /**< SOPT1 Configuration Register, offset: 0x4 */
    uint8_t RESERVED_0[4092];
    __IO uint32_t SOPT2;         /**< System Options Register 2, offset: 0x1004 */
    uint8_t RESERVED_1[4];
    __IO uint32_t SOPT4;         /**< System Options Register 4, offset: 0x100C */
    __IO uint32_t SOPT5;         /**< System Options Register 5, offset: 0x1010 */
    uint8_t RESERVED_2[4];
    __IO uint32_t SOPT7;         /**< System Options Register 7, offset: 0x1018 */
    uint8_t RESERVED_3[8];
    __IO uint32_t SDID;          /**< System Device Identification Register, offset: 0x1024 */
    uint8_t RESERVED_4[12];
    __IO uint32_t SCGC4;         /**< System Clock Gating Control Register 4, offset: 0x1034 */
    __IO uint32_t SCGC5;         /**< System Clock Gating Control Register 5, offset: 0x1038 */
    __IO uint32_t SCGC6;         /**< System Clock Gating Control Register 6, offset: 0x103C */
    __IO uint32_t SCGC7;         /**< System Clock Gating Control Register 7, offset: 0x1040 */
    __IO uint32_t CLKDIV1;       /**< System Clock Divider Register 1, offset: 0x1044 */
    uint8_t RESERVED_5[4];
    __IO uint32_t FCFG1;         /**< Flash Configuration Register 1, offset: 0x104C */
    __IO uint32_t FCFG2;         /**< Flash Configuration Register 2, offset: 0x1050 */
    uint8_t RESERVED_6[4];
    __IO uint32_t UIDMH;         /**< Unique Identification Register Mid-High, offset: 0x1058 */
    __IO uint32_t UIDML;         /**< Unique Identification Register Mid Low, offset: 0x105C */
    __IO uint32_t UIDL;          /**< Unique Identification Register Low, offset: 0x1060 */
    uint8_t RESERVED_7[156];
    __IO uint32_t COPC;          /**< COP Control Register, offset: 0x1100 */
    __IO uint32_t SRVCOP;        /**< Service COP Register, offset: 0x1104 */
} SIM_Type;
  
```



|                   |                      |
|-------------------|----------------------|
| 4<br>RTCCLKOUTSEL | RTC clock out select |
|-------------------|----------------------|

| Field           | Description  |
|-----------------|--|
|                 | Selects either the RTC 1 Hz clock or the OSC clock to be output on the RTC_CLKOUT pin.<br>0 RTC 1 Hz clock is output on the RTC_CLKOUT pin.<br>1 OSCERCLK clock is output on the RTC_CLKOUT pin. |
| 3–0<br>Reserved | This field is reserved.<br>This read-only field is reserved and always has the value 0.  |

### 3.4) System Options Register 4 (SIM\_SOPT4)

Address: 4004\_7000h base + 100Ch offset = 4004\_800Ch

|       |    |    |    |    |    |            |            |            |    |    |    |            |    |            |    |    |
|-------|----|----|----|----|----|------------|------------|------------|----|----|----|------------|----|------------|----|----|
| Bit   | 31 | 30 | 29 | 28 | 27 | 26         | 25         | 24         | 23 | 22 | 21 | 20         | 19 | 18         | 17 | 16 |
| R     | 0  |    |    |    |    | TPM2CLKSEL | TPM1CLKSEL | TPM0CLKSEL | 0  |    |    | TPM2CH0SRC | 0  | TPM1CH0SRC | 0  |    |
| W     |    |    |    |    |    |            |            |            |    |    |    |            |    |            |    |    |
| Reset | 0  | 0  | 0  | 0  | 0  | 0          | 0          | 0          | 0  | 0  | 0  | 0          | 0  | 0          | 0  | 0  |
| Bit   | 15 | 14 | 13 | 12 | 11 | 10         | 9          | 8          | 7  | 6  | 5  | 4          | 3  | 2          | 1  | 0  |
| R     | 0  |    |    |    |    |            |            |            |    |    |    |            |    |            |    |    |
| W     |    |    |    |    |    |            |            |            |    |    |    |            |    |            |    |    |
| Reset | 0  | 0  | 0  | 0  | 0  | 0          | 0          | 0          | 0  | 0  | 0  | 0          | 0  | 0          | 0  | 0  |

| Field             | Description  |
|-------------------|--|
| 31–27<br>Reserved | This field is reserved.<br>This read-only field is reserved and always has the value 0.  |
| 26<br>TPM2CLKSEL  | TPM2 External Clock Pin Select<br>Selects the external pin used to drive the clock to the TPM2 module.<br><b>NOTE:</b> The selected pin must also be configured for the TPM external clock function through the appropriate pin control register in the port control module.<br>0 TPM2 external clock driven by TPM_CLKIN0 pin.<br>1 TPM2 external clock driven by TPM_CLKIN1 pin. |
| 25<br>TPM1CLKSEL  | TPM1 External Clock Pin Select<br>Selects the external pin used to drive the clock to the TPM1 module.<br><b>NOTE:</b> The selected pin must also be configured for the TPM external clock function through the appropriate pin control register in the port control module.   |

| Field             | Description  |
|-------------------|--|
|                   | 0 TPM1 external clock driven by TPM_CLKIN0 pin.<br>1 TPM1 external clock driven by TPM_CLKIN1 pin.   |
| 24<br>TPM0CLKSEL  | TPM0 External Clock Pin Select<br>Selects the external pin used to drive the clock to the TPM0 module.<br><b>NOTE:</b> The selected pin must also be configured for the TPM external clock function through the appropriate pin control register in the port control module.<br>0 TPM0 external clock driven by TPM_CLKIN0 pin.<br>1 TPM0 external clock driven by TPM_CLKIN1 pin. |
| 23–21<br>Reserved | This field is reserved.<br>This read-only field is reserved and always has the value 0.  |
| 20<br>TPM2CH0SRC  | TPM2 channel 0 input capture source select<br>Selects the source for TPM2 channel 0 input capture.<br><b>NOTE:</b> When TPM2 is not in input capture mode, clear this field.<br>0 TPM2_CH0 signal<br>1 CMP0 output   |
| 19<br>Reserved    | This field is reserved.<br>This read-only field is reserved and always has the value 0.  |
| 18<br>TPM1CH0SRC  | TPM1 channel 0 input capture source select<br>Selects the source for TPM1 channel 0 input capture.<br><b>NOTE:</b> When TPM1 is not in input capture mode, clear this field.<br>0 TPM1_CH0 signal<br>1 CMP0 output   |
| 17–0<br>Reserved  | This field is reserved.<br>This read-only field is reserved and always has the value 0.  |

### 3.5) System Options Register 5 (SIM\_SOPT5)

|       |    |    |    |    |    |    |    |    |    |    |    |    |    |    |          |          |          |
|-------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----------|----------|----------|
| Bit   | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17       | 16       |          |
| R     | 0  |    |    |    |    |    |    |    |    |    |    |    |    | 0  | UART2ODE | UART1ODE | UART0ODE |
| W     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |          |          |          |
| Reset | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0        | 0        |          |

  

|       |    |    |    |    |    |    |   |   |            |            |   |   |   |   |            |            |
|-------|----|----|----|----|----|----|---|---|------------|------------|---|---|---|---|------------|------------|
| Bit   | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7          | 6          | 5 | 4 | 3 | 2 | 1          | 0          |
| R     | 0  |    |    |    |    |    |   |   | UART1RXSRC | UART1TXSRC |   |   |   | 0 | UART0RXSRC | UART0TXSRC |
| W     |    |    |    |    |    |    |   |   |            |            |   |   |   |   |            |            |
| Reset | 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0          | 0          | 0 | 0 | 0 | 0 | 0          | 0          |

| Field             | Description   |
|-------------------|---|
| 31–20<br>Reserved | This field is reserved.<br>This read-only field is reserved and always has the value 0.                               |
| 19<br>Reserved    | This field is reserved.<br>This read-only field is reserved and always has the value 0.                               |
| 18<br>UART2ODE    | UART2 Open Drain Enable<br>0 Open drain is disabled on UART2<br>1 Open drain is enabled on UART2                      |
| 17<br>UART1ODE    | UART1 Open Drain Enable<br>0 Open drain is disabled on UART1<br>1 Open drain is enabled on UART1                      |
| 16<br>UART0ODE    | UART0 Open Drain Enable<br>0 Open drain is disabled on UART0<br>1 Open drain is enabled on UART0                      |
| 15–7<br>Reserved  | This field is reserved.<br>This read-only field is reserved and always has the value 0.                               |
| 6<br>UART1RXSRC   | UART1 receive data source select<br>Selects the source for the UART1 receive data.<br>0 UART1_RX pin<br>1 CMP0 output |
| 5–4<br>UART1TXSRC | UART1 transmit data source select<br>Selects the source for the UART1 transmit data.                                  |

| Field             | Description  |
|-------------------|--|
|                   | 00 UART1_TX pin<br>01 UART1_TX pin modulated with TPM1 channel 0 output<br>10 UART1_TX pin modulated with TPM2 channel 0 output<br>11 Reserved   |
| 3<br>Reserved     | This field is reserved.<br>This read-only field is reserved and always has the value 0.  |
| 2<br>UART0RXSRC   | UART0 receive data source select<br>Selects the source for the UART0 receive data.<br>0 UART0_RX pin<br>1 CMP0 output  |
| 1–0<br>UART0TXSRC | UART0 transmit data source select<br>Selects the source for the UART0 transmit data.<br>00 UART0_TX pin<br>01 UART0_TX pin modulated with TPM1 channel 0 output<br>10 UART0_TX pin modulated with TPM2 channel 0 output<br>11 Reserved |

### 3.6) System Options Register 7 (SIM\_SOPT7)

| Field              | Description  |
|--------------------|--|
| 31–8<br>Reserved   | This field is reserved.<br>This read-only field is reserved and always has the value 0.  |
| 7<br>ADC0ALTTRGEN  | ADC0 alternate trigger enable<br>Enable alternative conversion triggers for ADC0.<br><br>0 TPM1 channel 0 (A) and channel 1 (B) triggers selected for ADC0.<br>1 Alternate trigger selected for ADC0.  |
| 6–5<br>Reserved    | This field is reserved.<br>This read-only field is reserved and always has the value 0.  |
| 4<br>ADC0PRETRGSEL | ADC0 pretrigger select<br>Selects the ADC0 pre-trigger source when alternative triggers are enabled through ADC0ALTTRGEN.<br><br>0 Pre-trigger A<br>1 Pre-trigger B  |
| 3–0<br>ADC0TRGSEL  | ADC0 trigger select<br>Selects the ADC0 trigger source when alternative triggers are functional in stop and VLPS modes. .<br><br>0000 External trigger pin input (EXTRG_IN)<br>0001 CMP0 output<br>0010 Reserved<br>0011 Reserved<br>0100 PIT trigger 0<br>0101 PIT trigger 1<br>0110 Reserved<br>0111 Reserved<br>1000 TPM0 overflow<br>1001 TPM1 overflow<br>1010 TPM2 overflow<br>1011 Reserved<br>1100 RTC alarm<br>1101 RTC seconds<br>1110 LPTMR0 trigger<br>1111 Reserved |

### 3.7) System Device Identification Register (SIM\_SDID)

Address: 4004\_7000h base + 1024h offset = 4004\_8024h

| Bit   | 31    | 30 | 29 | 28 | 27       | 26 | 25 | 24 | 23       | 22 | 21 | 20 | 19       | 18 | 17 | 16 | 15    | 14 | 13 | 12 | 11    | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3     | 2 | 1 | 0 |
|-------|-------|----|----|----|----------|----|----|----|----------|----|----|----|----------|----|----|----|-------|----|----|----|-------|----|---|---|---|---|---|---|-------|---|---|---|
| R     | FAMID |    |    |    | SUBFAMID |    |    |    | SERIESID |    |    |    | SRAMSIZE |    |    |    | REVID |    |    |    | DIEID |    |   |   | 0 |   |   |   | PINID |   |   |   |
| W     |       |    |    |    |          |    |    |    |          |    |    |    |          |    |    |    |       |    |    |    |       |    |   |   |   |   |   |   |       |   |   |   |
| Reset | *     | *  | *  | *  | *        | *  | *  | *  | 0        | 0  | 0  | 1  | *        | *  | *  | *  | *     | *  | *  | *  | 0     | 1  | 0 | 0 | 1 | 0 | 0 | 0 | *     | * | * | * |

\* Notes:

- FAMID field: Device specific value.
- SUBFAMID field: Device specific value.
- SRAMSIZE field: Device specific value.
- REVID field: Device specific value.
- PINID field: Device specific value.

| Field             | Description  |
|-------------------|--|
| 31–28<br>FAMID    | <p>Kinetis family ID</p> <p>Specifies the Kinetis family of the device.</p> <p>0000 KL0x Family (low end)<br/> 0001 KL1x Family (basic)<br/> 0010 KL2x Family (USB)<br/> 0011 KL3x Family (Segment LCD)<br/> 0100 KL4x Family (USB and Segment LCD)</p>  |
| 27–24<br>SUBFAMID | <p>Kinetis Sub-Family ID</p> <p>Specifies the Kinetis sub-family of the device.</p> <p>0010 KLx2 Subfamily (low end)<br/> 0100 KLx4 Subfamily (basic analog)<br/> 0101 KLx5 Subfamily (advanced analog)<br/> 0110 KLx6 Subfamily (advanced analog with I2S)</p>  |
| 23–20<br>SERIESID | <p>Kinetis Series ID</p> <p>Specifies the Kinetis family of the device.</p> <p>0001 KL family</p>  |
| 19–16<br>SRAMSIZE | <p>System SRAM Size</p> <p>Specifies the size of the System SRAM</p> <p>0000 0.5 KB<br/> 0001 1 KB<br/> 0010 2 KB<br/> 0011 4 KB<br/> 0100 8 KB<br/> 0101 16 KB</p>  |
|                   |  |
| Field             | Description  |
|                   | <p>0110 32 KB<br/> 0111 64 KB</p>  |
| 15–12<br>REVID    | <p>Device revision number</p> <p>Specifies the silicon implementation number for the device.</p>   |
| 11–7<br>DIEID     | <p>Device die number</p> <p>Specifies the silicon implementation number for the device.</p>  |
| 6–4<br>Reserved   | <p>This field is reserved.<br/> This read-only field is reserved and always has the value 0.</p>   |
| 3–0<br>PINID      | <p>Pincount identification</p> <p>Specifies the pincount of the device.</p> <p>0000 16-pin<br/> 0001 24-pin<br/> 0010 32-pin<br/> 0011 Reserved<br/> 0100 48-pin<br/> 0101 64-pin<br/> 0110 80-pin<br/> 0111 Reserved<br/> 1000 100-pin<br/> 1001 Reserved<br/> 1010 Reserved<br/> 1011 Reserved<br/> 1100 Reserved<br/> 1101 Reserved<br/> 1110 Reserved<br/> 1111 Reserved</p> |

### 3.8) System Clock Gating Control Register4 (SIM\_SCGC4)



Address: 4004\_7000h base + 1034h offset = 4004\_8034h

|       |    |    |    |    |    |    |    |    |      |      |    |    |     |        |    |    |
|-------|----|----|----|----|----|----|----|----|------|------|----|----|-----|--------|----|----|
| Bit   | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23   | 22   | 21 | 20 | 19  | 18     | 17 | 16 |
| R     | 1  |    |    |    | 0  |    |    |    | SPI1 | SPI0 | 0  |    | CMP | USBOTG | 0  |    |
| W     |    |    |    |    |    |    |    |    |      |      |    |    |     |        |    |    |
| Reset | 1  | 1  | 1  | 1  | 0  | 0  | 0  | 0  | 0    | 0    | 0  | 0  | 0   | 0      | 0  | 0  |

  

|       |    |    |    |       |       |       |   |   |      |      |   |   |   |   |   |   |
|-------|----|----|----|-------|-------|-------|---|---|------|------|---|---|---|---|---|---|
| Bit   | 15 | 14 | 13 | 12    | 11    | 10    | 9 | 8 | 7    | 6    | 5 | 4 | 3 | 2 | 1 | 0 |
| R     | 0  |    | 0  | UART2 | UART1 | UART0 | 0 |   | I2C1 | I2C0 | 1 |   | 0 |   |   |   |
| W     |    |    |    |       |       |       |   |   |      |      |   |   |   |   |   |   |
| Reset | 0  | 0  | 0  | 0     | 0     | 0     | 0 | 0 | 0    | 0    | 1 | 1 | 0 | 0 | 0 | 0 |

| Field             | Description  |
|-------------------|--|
| 31–28<br>Reserved | This field is reserved.<br>This read-only field is reserved and always has the value 1.  |
| 27–24<br>Reserved | This field is reserved.<br>This read-only field is reserved and always has the value 0.  |
| 23<br>SPI1        | SPI1 Clock Gate Control<br><br>This bit controls the clock gate to the SPI1 module.<br><br>0 Clock disabled<br>1 Clock enabled             |
| 22<br>SPI0        | SPI0 Clock Gate Control<br><br>This bit controls the clock gate to the SPI0 module.<br><br>0 Clock disabled<br>1 Clock enabled             |
| 21–20<br>Reserved | This field is reserved.<br>This read-only field is reserved and always has the value 0.  |
| 19<br>CMP         | Comparator Clock Gate Control<br><br>This bit controls the clock gate to the comparator module.<br><br>0 Clock disabled<br>1 Clock enabled |
| 18<br>USBOTG      | USB Clock Gate Control<br><br>This bit controls the clock gate to the USB module.  |

| Field             | Description   |
|-------------------|---|
|                   | 0 Clock disabled<br>1 Clock enabled   |
| 17–14<br>Reserved | This field is reserved.<br>This read-only field is reserved and always has the value 0.   |
| 13<br>Reserved    | This field is reserved.<br>This read-only field is reserved and always has the value 0.   |
| 12<br>UART2       | UART2 Clock Gate Control<br>This bit controls the clock gate to the UART2 module.<br>0 Clock disabled<br>1 Clock enabled            |
| 11<br>UART1       | UART1 Clock Gate Control<br>This bit controls the clock gate to the UART1 module.<br>0 Clock disabled<br>1 Clock enabled            |
| 10<br>UART0       | UART0 Clock Gate Control<br>This bit controls the clock gate to the UART0 module.<br>0 Clock disabled<br>1 Clock enabled            |
| 9–8<br>Reserved   | This field is reserved.<br>This read-only field is reserved and always has the value 0.   |
| 7<br>I2C1         | I2C1 Clock Gate Control<br>This bit controls the clock gate to the I <sup>2</sup> C1 module.<br>0 Clock disabled<br>1 Clock enabled |
| 6<br>I2C0         | I2C0 Clock Gate Control<br>This bit controls the clock gate to the I <sup>2</sup> C0 module.<br>0 Clock disabled<br>1 Clock enabled |
| 5–4<br>Reserved   | This field is reserved.<br>This read-only field is reserved and always has the value 1.   |
| 3–0<br>Reserved   | This field is reserved.<br>This read-only field is reserved and always has the value 0.   |