

# FPGAs – EPIC Benefits

Philip Leong

Director, Computer Engineering Laboratory

<http://phwl.org/talks>



THE UNIVERSITY OF  
SYDNEY

# Computer Engineering Laboratory

- › Focuses on how to use parallelism to solve demanding problems
  - Novel architectures, applications and design techniques using VLSI, FPGA and parallel computing technology
- › Research
  - Nanoscale interfaces
  - Machine learning
  - Reconfigurable computing
- › Collaborations
  - Consunet, DST Group
  - Intel, Xilinx
- › Ex-students
  - Xilinx, Intel, Waymo



# Overview

FPGAs

Applications

Our work



# Overview

FPGAs

Applications


Our work



# What is an FPGA?


User-customisable integrated circuit

- › Dedicated blocks: memory, transceivers and MAC, PLLs, DSPs, ARM cores






# Xilinx RFSoc Device





# Recent Uptake in Reconfigurable Computing





## ➤ Speed of Innovation Outpaces Silicon Cycles





# Motivation for FPGAs (EPIC)

- › FPGAs commercial off-the-shelf
- › They offer an opportunity to implement complex algorithms with higher throughput, lower latency and lower power through
  - **Exploration**– easily try different ideas to arrive at a good solution
  - **Parallelism** – so we can arrive at an answer faster
  - **Integration** – so interfaces are not a bottleneck
  - **Customisation** – problem-specific designs to improve efficiency (power, speed, density)





## ➤ Vitis: Unified Software Platform

Domain-specific  
development  
environment

Vitis accelerated  
libraries

Vitis core  
development kit

OpenCV  
Library

BLAS  
Library

Finance  
Library

TensorFlow

Vitis AI

Coming soon...

FFmpeg

Vitis Video

Partners  
Genomics,  
Data Analytics,  
And more

Compilers

Analyzers

Debuggers

Xilinx runtime library (XRT)

Vitis target platform



# Overview

FPGAs

Applications



Our work



# CERN Large Hadron Collider

## > Compact Muon Solenoid

- Few interesting events ~100 Higgs events/year
- 1.5Tb/s real-time DSP problem
- (2014) More than 500 Virtex and Spartan FPGAs used in real-time trigger
- (2019 doing FPGA-based DNN inference using Vivado HLS)






# Target Commercial Applications

## FPGAS CAN HELP: TARGET APPLICATIONS



**Data Analytics**



**Artificial  
Intelligence**



**Video  
Transcoding**



**Cyber Security**




**Financial  
Acceleration**




**Genomics**



- › Uses FPGAs for DNNs, Bing search, and software defined networking (SDN) acceleration to reduce latency, while freeing CPUs for other tasks
  - 2010: MSR study FPGAs to accelerate Web search
  - 2012: Project Catapult's scale pilot of 1,632 FPGA servers deployed
  - 2013: Bing decision-tree algorithms 40x faster than CPUs
  - 2015: FPGAs deployed at scale in Bing and Azure datacenters (> 1M) - enabled 50% ↑ throughput, 25% ↓ latency.



## World's fastest cloud network




› Accelerator for SQL Queries (40% of their data analysis)

Total data:	~1EB
Processing data :	~100PB/day
Total web pages:	~1000 Billion
Web pages updated:	~10Billion/day
Requests:	~10Billion/day
Total logs :	~100PB
Logs updated:	~1PB/day

Evaluation - real case query


- TPC-DS scale = 10 , query3
- Execution time
  - 55x






## Key Zynq UltraScale+ RFSoc Benefits:

- Integrated Direct RF data converters for 4x4 TX/RX mobile backhaul architectures
- Multi-Level LDPC codec (SD-FEC) to meet 5G standards and support for custom codes
- Turbo Decode (SD-FEC) for 4G LTE-Advanced and 4G LTE Pro
- DSP48-rich fabric (6,620 GMACs) provides high-performance filtering and encoding/decoding
- 33 Gb/s transceivers for 12.2G CPRI and expansion into 16G & 25G CPRI






# Smart City Example






- › Amadeus IT Group S.A adjusted profit €1.27B in 2019
- › Accelerated inference of gradient boosted decision trees for search queries and quantified cost





# Xilinx Vitis Unified Software Platform



[https://github.com/Xilinx/Vitis\\_Libraries](https://github.com/Xilinx/Vitis_Libraries)



# Vitis Data Analytics Library

**XILINX** Applications Products Developers Support About

Vitis Data Analytics Library  
2020.1

Search docs

Library Overview  
Requirements  
License  
Trademark Notice  
Release Note  
L1 User Guide  
L1 Module User Guide  
L2 User Guide  
L2 Module User Guide  
Benchmark Result

Benchmark Result

Performance Data

## Random Forest Classification Training

Dataset:

- 1 - HEPMASS (<https://archive.ics.uci.edu/ml/datasets/HEPMASS>)
- 2 - HIGGS (<https://archive.ics.uci.edu/ml/datasets/HIGGS>)

Dataset	Sample Num	Tree Depth	Tree Num	End-to-End (s)	Speedup	Thread num	Spark (s)
1	7000000	5	512	61.20	10.2	28	622.30
1	7000000	5	1024	121.20	15.3	16	1849.724
2	8000000	5	512	70.30	13.3	28	933.83
2	8000000	5	1024	138.84	15.5	16	2154

## K-Means Clustering Training

Dataset:

- 1 - NIPS Conference Papers (<http://archive.ics.uci.edu/ml/datasets/NIPS+Conference+Papers+1987-2015>)

**Xilinx** @XilinxInc · Jul 1

#Vitis 2020.1 offers 500+ #FPGA-accelerated #opensource libraries, new Vitis HLS for C/C++ kernel design, improved RTL Kernel integration, better visibility into system performance and more to enable you to leverage the power of Xilinx platforms. Download: [bit.ly/2C1WdyP](https://bit.ly/2C1WdyP)

**XILINX VITIS.**  
**Vitis 2020.1: Power of Xilinx Platforms for All Developers**  
[Download Now](#)

1 4 12

[https://xilinx.github.io/Vitis\\_Libraries/data\\_analytics/2020.1/benchmark/result.html](https://xilinx.github.io/Vitis_Libraries/data_analytics/2020.1/benchmark/result.html)

# Overview

FPGAs


Applications

Our work







# Time domain multiplexing of single photons



**Initially expectation :** Heralded single photon rate should enhance significantly without degrading coincidence to accidental ratio (CAR)



**Enhancement : 33%~59%**




# Time Multiplexing of Single Photons





## *ARC Linkage with Exablaze*




- › A family of kernel methods that can do simultaneous learning and inference
  - Highest reported throughput 80 Gbps (TRET'S'17)
  - Lowest reported latency 80 ns (FPT'15)
  - Highest capacity (FPGA'18)



# Parallelism: Binarized Neural Networks

## Collaboration with Xilinx




-0.4	-0.4	0.9
0.9	0.4	0.8
0.4	-0.4	-0.4

$$\approx 0.2$$

-1	-1	1
1	1	1
1	-1	-1



$W$        $\alpha W^B$



Ours is the most accurate and fastest reported  
FPGA-based CNN inference implementation  
CIFAR10: 90.9% acc, 122K fps (TRETS'19)

## Next Generation Technology Fund

- › Processing RF signals remains a challenge
  - FPGAs allow integration of radio, machine learning and signal processing



LSTM Spectral prediction: 4.3  $\mu$ s latency on Ettus X310 XC7K410T (MILCOM'18)

Ternary Modulation classifier: 488K class/s, 8 $\mu$ s latency, Xilinx ZCU111 RFSoc (FPT'19)

# Customisation: High Dynamic Range Signals

## *Defence Innovation Hub*


- › Implementation of a neuromorphic high dynamic range camera-based object detector on FPGAs
- › Significantly improved accuracy in high contrast situations



See

Algori  
Defin

1. For  
2. Ba  
3.  $\xi$   
4.  $\xi$   
5.  $\xi$   
6. 1  
7.  $\xi$   
8.  $\xi$   
9.  $\xi$   
10. 1  
11.  $\xi$   
12.  $\xi$   
13.  $\xi$



■ 17x speed-up over ARM

and floating-point

A

tions  
ations

ance is the  
| **gradient**

between PL

# Overview

FPGAs

Applications

Our work




## › Industry Trends

- Cloud/edge unification
- **More** Sensors (video and hyperspectral); **more** nodes (edge devices/servers) generating data; **more** computation (DNNs, Monte Carlo methods); **more** bandwidth
- Real-time AI and data science applied at all levels

## › FPGAs has advantages for these types of problems





THE UNIVERSITY OF  
SYDNEY