



SWITCH signal is gated by a D-Latch  
that way the outgoing CLK signal starts at an edge  
we want the outgoing clock to start at a falling edge, so we need an inverter

Sheet: /  
File: Clock.sch

**Title:**

Size: USLetter Date:  
KiCad E.D.A. kicad (5.1.4)-1

**Rev:**  
Id: 1/1