EE 443 Digital and Computer Analysis and Design Laboratory

Lab #4 Part 1: Basic components and Register File

2/28/13	into and negister inc
Prepared by: Matt Van Veldhuizen	
Lab Participation Provide the percent participation in lab by each lab participation in lab by each lab participation.	
Matt Van Veldhuizen	Percent participation 100%
Watt van velundzen	10070

1. Objective and Background

The goal of this lab was to design a simple 16-bit microprocessor system. This 16-bit system is to be based on the 32-bit RISC machine that was presented to us in our textbook. This is the first of many parts of creating the microprocessor. Part one consisted of creating the register file. This lab was also set up to refresh my knowledge of flip-flops, latches, registers, multiplexers, and decoders. Also refresh my knowledge of VHDL.

2. Equipment

Altera Quartus II

3. Procedure

The first task was to create the register file and this included many steps. The first of these was to create an 8-bit register component called REG8. This component was to have specified inputs and outputs, to be used when connecting all of the components together. This can be seen in Figure 1. After this was completed the next component to be created was a 4-input 4-bit multiplexer, called MUX4x4, as seen in Figure 2. The next step was to create a 3-8 decoder called DCD3x8, as seen in Figure 3. And the last step was to create the 8x16-bit register file, to be called REG8x16. And like the first component this file had specific inputs and outputs to be labeled. This can be seen in Figure 4. Once these files were created, the register file was to be compiled with the Cyclone II EP2C35F672C6 board. The chip resources can be seen in Figure 5, and the timing delays can be seen in Table 1. The last task of this lab was to provide simulations to answer some questions about the registry file as seen in Figures 6 and 7.

4. Results

Creating all of the different components was the easiest part of this lab, I had a hard time trying to figure out how to connect all of the components together in the REG8x16 file so that it works as it should. After talking with some of the other students I figured out how to accomplish this and I was able to get it working correctly. After that all that was required was to run the timing simulations to figure out some of the questions.

5. Discussion and Questions

The timing delay that determined the maximum clock frequency was the connection between ADD_R1[1] and DOUT2[8], this had a time of 14.033ns, as seen in Table 1. The minimum step time for the data lines when writing the data to the register file was 4.616ns, as seen in Table 2. When I wrote data into two different registers and read the contents of these registers simultaneously, the delay between the the rising edge of the clock for the first register is at 161.59ns and the data is stable at 173.73ns therefore the delay is 12.14ns, as seen in Figure 8. The rising edge of the clock for the second register is at 161.59ns and the data is stable at 171.08ns therefore the delay is 9.49ns, as seen in Figure 9. There was a difference between these two times, the first register I read from became stable after the second register, became stable. This could be explained by how the register file is laid out. Where the second register happens to be closer to the output so it requires less time to travel and outputs before the first register, which then has to wait for the second register to finish before it can be outputted.

6. Conclusion

The point of this lab was to refresh our knowledge of flip-flops, latches, decoders, registers, and multiplexers. So that we can then start to create a 16-bit RISC style microprocessor. The first step of this process was to create the register file, which this lab covered.

7. Attachments

```
□-- REG8
    -- 8 bit register file
3
     library ieee;
     use ieee.std_logic_1164.all;
5
    ⊟entity REG8 is
    port(D: in std_logic_vector(7 downto 0);
8
            EN: in std logic;
            CLK: in std_logic;
10
11
            Q: out std_logic_vector(7 downto 0)
12
            ):
    end REG8;
13
14
15 ⊟architecture logic of REG8 is
16 ⊟begin
17
    process(CLK, EN)
18
        begin
19
           if (CLK'event and CLK = '1') and EN = '1' then
20
             Q <= D;
21
           end if;
    t
22
        end process;
23 end logic;
```

Figure 1: REG8.vhdl

```
□-- MUX4x4
     -- 4-input 4-bit multiplexer
 3
 4
      library ieee;
 5
     use ieee.std_logic_1164.all;
 6
    ⊟entity MUX4x4 is
 8   port(s : in std_logic_vector(1 downto 0);
            d0: in std_logic_vector(3 downto 0);
9
10
            dl: in std_logic_vector(3 downto 0);
11
             d2: in std_logic_vector(3 downto 0);
12
            d3: in std logic vector(3 downto 0);
13
            output: out std logic vector(3 downto 0)
14
            ) ;
     end MUX4x4;
15
16
17   architecture logic of MUX4x4 is
18
   □begin
19
         with s select output <= d0 when "00",
20
                          d1 when "01",
                           d2 when "10",
21
                          d3 when "11";
22
23 end logic;
```

Figure 2: MUX4x4.vhdl

```
□-- DCD3x8
     -- 3-to-8 decoder
 2
 3
 4
      library ieee;
 5
      use ieee.std_logic_1164.all;
 6
 7
    ⊟entity DCD3x8 is
 8
     =
         port(en : in std logic vector(2 downto 0);
 9
             de : out std logic vector (7 downto 0)
10
11
      end DCD3x8;
12
13

──architecture logic of DCD3x8 is

     ■begin
14
         with en select de <= "00000001" when "000",
15
16
                          "00000010" when "001",
17
                          "00000100" when "010",
                          "00001000" when "011",
18
                          "00010000" when "100",
19
20
                          "001000000" when "101",
                          "010000000" when "110",
21
22
                          "100000000" when others;
23
      end logic;
```

Figure 3: DCD3x8.vhdl

```
F-- REG8x16
     -- 8x16 registry file
 4
     library ieee;
     use ieee.std_logic_1164.all;
 5
    use work.lib.all;
    ⊟entity REG8x16 is
       port(ADD_R1 : in std_logic_vector(2 downto 0);
9
            ADD_R2 : in std_logic_vector(2 downto 0);
10
11
             ADD W : in std logic vector(2 downto 0);
12
             WE, CLK : in std logic;
             DIN : in std_logic_vector(15 downto 0);
13
             DOUT1 : out std logic vector(15 downto 0);
14
15
             DOUT2 : out std_logic_vector(15 downto 0)
16
             );
17
      end REG8x16;
18
    ⊟architecture logic of REG8x16 is
19
20
     signal 00, 01, 02, 03, 04, 05, 06, 07 : std_logic_vector(15 downto 0);
21
      signal ena : std_logic_vector(7 downto 0);
22
     signal tmp00, tmp01, tmp02,tmp03, tmp10, tmp11, tmp12, tmp13 : std_logic_vector(7 downto 0);
23
24
25
    □ begin
26
         ROO: REG8 port map(DIN(7 downto 0), ena(0) and WE, CLK, o0(7 downto 0)); --reg0
         R01: REG8 port map(DIN(15 downto 8), ena(0) and WE, CLK, o0(15 downto 8));
27
         R10: REG8 port map(DIN(7 downto 0), ena(1) and WE, CLK, ol(7 downto 0)); --reg1
```

Figure 4: REG8x16.vhdl

```
Ril: REGS port map(DIR(15 downto 5), enact) and WE, CLK, ol(15 downto 5));
                                          R2D: REDS port map(DIR() downto 0), ena(2) and ME, CLK, o2() downto 0)); - R21: REDS port map(DIR()5 downto 5), ena(2) and ME, CLK, o2()5 downto 5));
 35
 31
                                            RSD: RESS port map(DIR(? downto 0), ena(5) and ME, CLK, o3(? downto 5)); --regs
 33
                                           R31: REGS port map(DIR(15 downto 5), ena(5) and WE, CLK, o3(15 downto 5));
                                           Red: REGS port map(DIR(? downto 0), ena(4) and ME, CLX, o4(? downto 0)); -- reg4
                                           R41: RESS port map(DIR(15 downto 5), ena(4) and WE, CEK, 04(15 downto 5));
                                          RSD: REGS port map(DIR(7 downto 0), ena(5) and WE, CLK, o5(7 downto 0)); --regS
RSD: REGS port map(DIR(15 downto 5), ena(5) and WE, CLK, o5(15 downto 5));
 36
                                            R60: REGS port map(DIR(7 downto 0), ena(6) and ME, CLX, o6(7 downto 0)); --reg6
                                          R61: REGS port map(DIR(15 downto 5), ena(6) and ME, CLK, o6(15 downto 5));
R70: REGS port map(DIR(7 downto 5), ena(7) and ME, CLK, o7(7 downto 5)); --reg7
 39
 40
                                           R71: REGS port map(DIR(15 downto 5), ena(7) and WE, CLK, o7(15 downto 5));
 42
                                         NOO: NUMBer port map (ABB_R1(1 downto 0), o0(3 downto 0), o1(3 downto 0), o2(3 downto 0), o3(3 downto 0), tmp00(3 downto 0));
NOO: NUMBer port map (ABB_R1(1 downto 0), o6(3 downto 0), o5(3 downto 0), o6(3 downto 0), o7(3 downto 0), tmp00(7 downto 0));
NOOS: NUMBer port map ("0"ABB_R1(2), tmp00(3 downto 0), tmp00(7 downto 4), "0000", "0000", "0000", D0071(3 downto 0));
 43
 45
 46
                                        M003: MTR(x6 port map (ADD_R1(1 downto 0), o9(7 downto 4), o1(7 downto 4), o2(7 downto 4), o3(7 downto 4), tmp01(3 downto 0));
M006: MTR(x6 port map (ADD_R1(1 downto 0), o4(7 downto 4), o5(7 downto 4), o6(7 downto 4), o7(7 downto 4), tmp01(7 downto 4));
M006: MTR(x6 port map (*0*ABD_R1(2), tmp01(3 downto 0), tmp01(7 downto 4), *0000*, *0000*, *0000*, *0000*);
 48
 49
                                         NOOS: NOTICE port map (ABD_R1(1 downto 0), ob(11 downto 0), ol(11 downto 0), ob(11 downto 0), ob(11 downto 0), ob(11 downto 0));
NOOT: NOTICE map (ABD_R1(1 downto 0), ob(11 downto 0), ob(11 downto 0), ob(11 downto 0), of(11 downto 0), ob(11 dow
 51
 52
                                        MODE: MUNICAL port map (ABB_Righ downto 0), ob(15 downto 12), ob(15 downto 12), ob(15 downto 12), ob(15 downto 12), tapbd(3 downto 12), b)); MUNICAL port map (ABB_Righ downto 0), ob(15 downto 12), ob(15 downto 
 55
                                        M011: MEMPLEA port map ("0"alibb R1(1), tmp00(0 downto 0), tmp00(0 downto 4), "0000", "0000", "0000", B0071(15 downto 11)));
57
                                         N100: NEOGRAP port map (ADD_R2(1 downto 3), o3(3 downto 3), o1(3 downto 3), o2(3 downto 3), o3(3 downto 3), tap13(3 downto 3));
N101: NEOGRAP port map (ADD_R2(1 downto 3), o4(3 downto 3), o5(3 downto 3), o3(3 downto 3), tap13(7 downto 4));
N102: NEOGRAP port map (*0*ADD_R2(2), tap13(3 downto 3), tap13(7 downto 4), *0000*, *0000*, *0000*);
OCCUPATION (CONTRACTOR CONTRACTOR CONTRACTOR
 59
 65
 62
                                        M100: MEDGRAF port map (ADD_R2(1 downto 5), o0(7 downto 6), o1(7 downto 6), o2(7 downto 6), o3(7 downto 6), tapl1(3 downto 5));
M104: MEDGRAF port map (ADD_R2(1 downto 5), o4(7 downto 6), o5(7 downto 6), o6(7 downto 6), o7(7 downto 6), tapl1(7 downto 6));
M105: MEDGRAF port map (*0*EADD_R2(2), tapl1(3 downto 5), tapl1(7 downto 6), *0000*, *0000*, *00000*, *00000*);
 63
 65
 66
                                        N106: NEXULAR port map (ABB_R2(1 downto 3), o0(11 downto 5), o1(11 downto 5), o2(11 downto 5), o3(11 downto 5), tap12(3 downto 5));
N107: NEXULAR port map (ABB_R2(1 downto 5), o4(11 downto 5), o5(11 downto 5), o7(11 downto 5), tap12(7 downto 6));
N106: NEXULAR port map (10 ABB_R2(2), tap12(3 downto 5), tap12(7 downto 6), "0000", "0000", "0000", "0000");
 68
 69
 79
                                        N109: NEXU(a4 port map (ABD_R2(1 downto 0), o0(15 downto 12), o1(15 downto 12), o2(15 downto 12), o3(15 downto 12), tap13(3 downto 0));
N110: NEXU(a4 port map (ABD_R2(1 downto 0), o4(15 downto 12), o5(15 downto 12), o6(15 downto 12), o7(15 downto 12), tap13(7 downto 4));
N111: NEXU(a4 port map (*0*ABD_R2(2), tap13(3 downto 0), tap13(7 downto 4), *0000*, *0000*, *0000*, *0000*2(15 downto 12));
 71
 73
                                          BE : DCD5x5 port map (ADD_W, ens);
77 and logica
```

Figure 4: REG8x16.vhdl continued

Flow Summary	
Flow Status	Successful - Tue Mar 05 12:14:28 2013
Quartus II 64-Bit Version	12.1 Build 243 01/31/2013 SP 1 SJ Web Edition
Revision Name	reg8
Top-level Entity Name	REG8x16
Family	Cyclone II
Device	EP2C35F672C6
Timing Models	Final
Total logic elements	168 / 33,216 (< 1 %)
Total combinational functions	168 / 33,216 (< 1 %)
Dedicated logic registers	128 / 33,216 (< 1 %)
Total registers	128
Total pins	59 / 475 (12 %)
Total virtual pins	0
Total memory bits	0 / 483,840 (0 %)
Embedded Multiplier 9-bit elements	0 / 70 (0 %)
Total PLLs	0/4(0%)

Figure 5: Chip Resources

Table 1: Timing Delays

	Toront Don't	Outro t Dant	20	n.c	CD.	ee.
	Input Port	Output Port	RR	RF	FR	FF
1	ADD_R1[1]	DOUT1[8]	14.033	14.033	14.033	14.033
2	ADD_R2[0]	DOUT2[14]	13.985	13.985	13.985	13.985
3	ADD_R1[0]	DOUT1[1]	13.972	13.972	13.972	13.972
4	ADD_R1[0]	DOUT1[0]	13.969	13.969	13.969	13.969
5	ADD_R1[0]	DOUT1[8]	13.921	13.921	13.921	13.921
6	ADD_R1[1]	DOUT1[12]	13.868	13.868	13.868	13.868
7	ADD_R1[0]	DOUT1[12]	13.711	13.711	13.711	13.711
8	ADD_R1[1]	DOUT1[0]	13.654	13.654	13.654	13.654
9	ADD_R2[1]	DOUT2[14]	13.540	13.540	13.540	13.540
10	ADD_R2[1]	DOUT2[5]	13.520	13.520	13.520	13.520
11	ADD_R2[1]	DOUT2[1]	13.470	13.470	13.470	13.470
12	ADD_R1[0]	DOUT1[3]	13.437	13.437	13.437	13.437
13	ADD_R2[0]	DOUT2[13]	13.415	13.415	13.415	13.415
14	ADD_R1[1]	DOUT1[2]	13,411	13,411	13.411	13.411
15	ADD_R1[1]	DOUT1[11]	13.383	13.383	13.383	13.383
16	ADD_R1[1]	DOUT1[1]	13.378	13.378	13.378	13.378
17	ADD_R2[0]	DOUT2[5]	13.346	13.346	13.346	13.346
18	ADD_R1[0]	DOUT1[2]	13.318	13.318	13.318	13.318
19	ADD_R1[1]	DOUT1[15]	13,292	13,292	13.292	13.292
20	ADD_R2[0]	DOUT2[1]	13.288	13.288	13.288	13.288
21	ADD_R1[1]	DOUT1[7]	13.276	13.276	13.276	13.276
22	ADD_R1[0]	DOUT1[11]	13.275	13.275	13.275	13.275
23	ADD_R1[1]	DOUT1[9]	13.271	13.271	13.271	13.271
24	ADD_R1[1]	DOUT1[10]	13.259	13.259	13.259	13.259
25	ADD_R1[0]	DOUT1[7]	13.188	13.188	13.188	13.188
26	ADD_R1[0]	DOUT1[4]	13.165	13.165	13.165	13.165

Table 2: Setup Times

	Data Port	Clock Port	Rise	Fall	Clock Edge	Clock Reference
1	ADD_W[*]	CLK	5.703	5.703	Rise	CLK
1	ADD_W[0]	CLK	5.703	5.703	Rise	CLK
2	ADD_W[1]	CLK	5,505	5,505	Rise	CLK
3	ADD_W[2]	CLK	5.181	5.181	Rise	CLK
2	WE	CLK	5.691	5.691	Rise	CLK
3	DIN(*)	CLK	4.616	4.616	Rise	CLK
1	DDN[3]	CLK	4.616	4.616	Rise	CLK
2	DIN(9)	CLK	4.276	4,276	Rise	CLK
3	DDN[0]	CLK	4.263	4.263	Rise	CLK
4	DIN[10]	CLK	4.262	4.262	Rise	CLK
5	DIN[13]	CLK	4.208	4,208	Rise	CLK
6	DDN[6]	CLK	4.195	4.195	Rise	CLK
7	DIN(4)	CLK	4,106	4,106	Rise	CLK
8	DDN[5]	CLK	4.102	4.102	Rise	CLK
9	DIN[11]	CLK	4.021	4.021	Rise	CLK
10	DIN[15]	CLK	4.014	4.014	Rise	CLK
11	D0N[8]	CLK	4.007	4.007	Rise	CLK
12	DIN[12]	CLK	3.999	3.999	Rise	CLK
13	DIN[7]	CLK	3.968	3.968	Rise	CLK
14	DIN[14]	CLK	3.926	3.926	Rise	CLK
15	DIN[2]	CLK	3.906	3.906	Rise	CK
16	DIN[1]	CLK	3.859	3.859	Rise	CLK




Figure 6: Simulation 1




Figure 7: Simulation 2




Figure 8: Delay from Clock Rising Edge to Stable Data Output for the First Register




Figure 9: Delay from Clock Rising Edge to Stable Data Output for the Second Register