

## Practice Problems on Memory Management

### Problem 1

In a system there are 3 processes- P1 (10 bytes), P2 (6 bytes) and P3 (8 bytes) with page size of 2 bytes. Size of the main memory is 32 bytes. Page tables of processes are given below.

Page Tables					
Process P1		Process P2		Process P3	
p	f	p	f	p	f
0	7	0	15	0	2
1	12	1	13	1	6
2	1	2	9	2	3
3	5			3	8
4	4				

Find corresponding physical addresses of the following logical addresses:

- a. Address 01001 of P1.
- b. Address 00100 of P1.
- c. Address 00111 of P1.
- d. Address 00001 of P2.
- e. Address 00100 of P2.
- f. Address 10101 of P2.
- g. Address 00010 of P3.
- h. Address 11011 of P3.
- i. Address 00110 of P3.

**Answer:**

**a. 9 b. 2 c. 11 d. 31 e. 18 f. Invalid page number g. 12 h. Invalid page num. i. 16**

**Problem 2**

Assume that, page size = 4 bytes and Physical Memory = 32 bytes. If the CPU generates logical addresses 6, 9, 19, 13 and 8 respectively then how can the users' view of memory be mapped into physical memory?

Logical Memory		PMT		Main Memory
P0	abc	P0	6	
P1	def	P1	3	
P2	ghi	P2	7	
P3	jkl	P3	1	
P4	mno	P4	0	

**Answer:**

**Logical address=> Mapped physical address**

**6=> 14, 9=> 29, 19=> 3, 13=> 5, 8=> 28**

**Problem 3**

Assume that page size = 4 bytes and Physical Memory = 16 bytes. If the CPU generates logical addresses 21, 7, 11, 6 and 3 respectively then how can the users' view of memory be mapped into physical memory?

Logical Memory		PMT		Main Memory
P0	abc	P0	2	
P1	def	P1	1	
P2	ghi	P2	7	
P3	jkl	P3	3	

**Answer:**

**Logical address=> Mapped physical address**

**21=> invalid page number, 7=> 7, 11=> invalid memory address, 6=> 6, 3=> 11**

**Problem 4**

During TLB search, the associative lookup time ( $\epsilon$ ) is 3ns and hit ratio ( $\alpha$ ) is 70%. For each time memory access, 80ns is needed. Calculate the effective access time.

**Answer:**

**107ns**

### **Problem 5**

During TLB search, the associative lookup time ( $\epsilon$ ) is 5ns and hit ratio ( $\alpha$ ) is 65.5%. For each time memory access, 200ns is needed. Calculate the effective access time.

**Answer:**

**274ns**

### **Problem 6**

Consider logical address of a process is **118 bits** and the page size of the system is **16 KB**. Size of each entry in the page table is **8 Bytes**. Apply Hierarchical Paging or Two-Level Paging technique in order to fit the pages of the process in the main memory and illustrate the logical address space of the process including the necessary outer page bits, inner page bits and offset bits of every step during the paging technique.

### **Problem 7**

In a system, there are 4 frames in the main memory. In a particular scenario main memory needs to accommodate 16 pages according to the order of the given reference string.

**[ 1 5 4 3 0 4 7 1 2 9 1 2 7 3 1 7 ]**

Apply FIFO, LRU and Optimal page replacement algorithms in order to accommodate the pages in the main memory and find out page hit ratio and page fault ratio of every algorithm. Lastly, logically explain which algorithm performs better for the given scenario.

**Answer:**

**FIFO=> Hit ratio: 31.25%, Fault ratio: 68.75%**

**LRU=> Hit ratio: 37.5%, Fault ratio: 62.5%**

**Optimal=> Hit ratio: 43.75%, Fault ratio: 56.25%**

**For this scenario, optimal performs better.**