



# D Flip-flop Operation




# Ripple Counter



Use the 74HCT74 so that the clocks can be asynchronous.

# 4-bit Shift Register main (1 of 1)



Prac 3

10101010  
00110101

Prep. Cont.

Synchronous Counter

P2	P7	P10	Dc	Db	Da
Qc	Qb	Qa			
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	1	0	0
0	1	1	1	1	0
1	0	0	1	0	1
1	0	1	1	1	1
1	1	0	0	0	1
1	1	1	0	0	0


LSB

$$D_a = \overline{Q_a}$$

$$D_b = Q_a \oplus Q_b$$

$$D_c = (\overline{Q_c \overline{Q_a}})(\overline{Q_c \overline{Q_b}})(\overline{Q_b Q_a \overline{Q_c}})$$

$$= Q_c \overline{Q_a} + Q_c \overline{Q_b} + Q_b Q_a \overline{Q_c}$$



$$D_0 = (\overline{Q_0 \overline{Q_2}})(\overline{Q_0 \overline{Q_1}})(\overline{Q_1 Q_2 \overline{Q_0}})$$

$$= (Q_0 Q_2) + (Q_0 \overline{Q_1}) + (Q_1 Q_2 \overline{Q_0})$$

000111011101110  
0011110000111100

Prac 3

Prep Cont.


Shift Register

1 Prep mm


1 Doc

1 Demong  
TT-PR

1/2



(Opt) Bidirectional Shift Register



## Prac 3

### Procedure

#### D Flip-Flop operation

- Tests:
- ① push clear — led off
  - ② push set — led on
  - ③ set AND Low — no change
  - ④ push clock — led off
  - ⑤ set AND High — no change
  - ⑥ push clock — led on

#### Ripple Counter

Test: ① pulse the clock  $\rightarrow$  Count = 0, 7, 3, ..., 0, ...

Note this count is opposite order of my prep count. This is because the flipflops were wired in the opposite sequence.

#### Synchronous Counter

Test ① pulse the clock  $\rightarrow$  XOR output is expected

NAND output is expected

$\overline{Q} \rightarrow D$  Feedback as expected

② Check Hex Display  $\rightarrow$  Count = 0, 1, 2, ..., 7, 0,


#### Shift Register

Test ① clear  $\rightarrow$  all outputs 0

② send 1 to D0  $\rightarrow$  all outputs 0

③ push clock  $\rightarrow$  Q0 is high, all others 0

④ pulse clock  $\rightarrow$  digit shifts as expected



The adder must always add 3 to the current number. so set  $B0=B1=1$  and  $B2=B3=0$  for  $3_{10}=0011_2$ .  $S3$  is not required because we only care about numbers less than or equal to 7.

This is a synchronous counter because the clock updates all flip-flops at the same time.

This approach is better than gates because it is simple to implement but it may be slower than gates.