


toR

Prep. Cont.


chronous	C	cunter	
P2 P7	Plo Q 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0	De Db Da 0. 0 1 0. 7 0 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0	$D_{a} = \overline{Q}_{a}$ $D_{b} = \overline{Q}_{a} \oplus \overline{Q}_{b}$ $D_{c} = (\overline{Q}_{c} \overline{Q}_{a})(\overline{Q}_{c} \overline{Q}_{b})(\overline{Q}_{b} \overline{Q}_{a} \overline{Q}_{c})$ $= \overline{Q}_{c} \overline{Q}_{a} + \overline{Q}_{c} \overline{Q}_{b} + \overline{Q}_{b} \overline{Q}_{a} \overline{Q}_{c}$



$$D_0 = \overline{(Q0 \overline{Q})(\overline{Q0}\overline{Q})(\overline{Q1})} \overline{(Q1}\overline{Q2}\overline{Q0})$$

$$= \overline{(Q0}\overline{Q2}) + \overline{(Q0}\overline{Q1}) + \overline{(Q1}\overline{Q2}\overline{Q0})$$


6001110000011160



```
Prac 3
Procedure
  D Flip-Flop operation
     Tests: O push class - led off
            g push set - led on
            1 set AND Low - no change
            9 push clock - led off
            g set AND High - no change
           6) prosh clock - led on
  Ripple Counter
     Test: 1) pulse the clock -> count = 0,7,3,...,0,...
              Note this count is opposize order of my
             prep count. This is because the flipflops were
             wired in the opposite sequence.
  Synchronous Counter
      Test 1) pulse the clock > XOR output is expected
                              NAND output as expected
                              Q >D Feedbruk as expected
           @ Check Hex Display -> Count = C,1,2, ", 7,0,
   Shift Register
     Test O clear -> all outputs O
           @ send 1 to DO -> all outputs 0
```

@ pulse clock -> QO is high, all others O
@ pulse clock -> disit shifts as expected

Prac 3 Tuter Task



The adder must always add 3 to the current number. so set BO = BI = 1 and BZ = B3 = 0 for $3_{10} = 0011_2$ S3 is not required because we only care about numbers less than or equal to 7.

This is a synchronous counter because the clock updates all flip-flops at the same time.

This approach is better than gates because it is simple to implement but it may be slower than gates.