


(PBO)



I ture more (WKBK MM

Prac 2 O) Initialize broadland with Vcc, GOVD, and wire up to all chips. 1) (anstruct and test half adder of to consist and w/ prep Add col (construct full adder - Consistent with Prep and Logisim 3) Construct Adder-Subtractor - Consistant with Legism 4) Investigate 7-seg display Each digit in hex has 4 digits in binary Don't we ILE or IRBI Conclusion It is very important to test along the way. Equipment may be taulty so debugging early will catch that early. The 7-seg display indicates they digits which must be wired according to the binary LSB and MSB. To implement subtraction we used XOR gares to take the one's complement of one set of inputs but two's complement must be used to implement subtraction with an adder, We used a Mode Switch to set one's complement when it is I so were wired the mode switch to the carry in and the odder which will give two's complement when the nide switch is high. Tutor Task B) Ax +2 = 10+2 = 12 = Cx Test 7 A2 C)6-10: 6-Ax=-4=-1(4)=4 Test 7 68

D) 2-(-2) = 0010 - (-1) 0010 = 0010 - 1110 = 2-14=2-Ex =0

Tert > 2 € (O)