



Sistemas Sequenciais




Latch SR (NOR)



S	R	Q	Q̄	
0	0	Q	Q̄	Memória
0	1	0	1	Resetado
1	0	1	0	Setado
1	1	0	0	Proibido


Latch SR (NAND)

Sensível ao nível lógico baixo ('0')




S̄	R̄	Q	Q̄	
0	0	1	1	Proibido
0	1	1	0	Set
1	0	0	1	Reset
1	1	Q	Q̄	Memória

Ilustração




Implementação usando NOR


$$\overline{A \cdot B} = \overline{A} + \overline{B}$$




Latch SR Controlado



EN	S	R	Q	Q̄	
0	X	X	Q	Q̄	Memória
1	0	0	Q	Q̄	
1	0	1	0	1	Reset
1	1	0	1	0	Set
1	1	1	1	1	Proibido



Latch Tipo D (Data)



EN	D	Q	Q̄
0	x	Q	Q̄
1	d	d	d̄