Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 **ISF** R

8

Refer to the Signal Multiplexing and Signal Descriptions chapter for the reset value of this device.x = Undefined at reset.

0

х*

DSE

5

ODE

х*

PFE

х*

IRQC

SRE

х*

PE

PS

W w_{1c} Reset х* х* х* **x***

MUX

х*

x* х* х*

10

x*

Address: Base address + 0h offset + $(4d \times i)$, where i=0d to 31d

12

11

Bit

R

W Reset

* Notes:

15

LK

14

13