Verificação


Verificação

É uma parte importante do processo de design: Como saber que o nosso projeto funciona como esperado?

É importante/necessario verificar a funcionalidade do projeto em pelo menos uma das seguientes etapas:

- Functional Verification / Pre-synthesis Verification
- Post-synthesis
- Timing Verification / Post-Place & Route Verification

Verificação




Test bench

è um modelo em HDL que gera estímulos (formas de onda) para avaliar o circuito digital descrito em HDL.

- É usado para verificar o correto funcionamento do projeto de hardware.
- Além da síntese, o VHDL pode ser usado como uma linguagem de verificação.
- Muito importante para obter uma boa compreensão e verificação do seu projeto.
- Para simular o seu projeto é preciso criar uma entidade e arquitetura adicional.


- O Test Bench tem especificamente 3 propósitos
- 1. Gerar estímulos para simulação.
- 2. Aplicar os estímulos na entidade sobre verificação e coletar os dados das saídas.
- 3. Comparar as respostas das saídas com os valores esperados.

Test bench deveriam ser criados por engenheiros diferentes aos projetistas do modulo sobre verificação.



Componentes

- 1. TB entidade
 - Sem Declaração (Vazia)
- 2. TB arquitetura
 - Declaração de componentes
 - Declaração de sinais locais
 - Instanciar componentes
 - Sinais de estimulus
 - Verificação de valores esperados



```
library ieee;
                                           Define library, same as in VHDL source code
use ieee.std logic 1164.all;
entity test my design is
                                           VHDL model without entity interface
end test my design;
architecture testbench of test my design is
  component my design is
     Component declaration of the device to test
  end component;
  signal as,bs : std logic:='1';
                                            Define signal names
  signal xs,ys : std logic;
begin
  uut : my design port map
                                               Instantiated UUT in test
        (a=>as, b=>bs, x=>xs, y=>ys);
                                               bench
    as <= not(as) after 50 ns;
  process begin
                                            Define the stimulus of the test
    bs <= '1'; wait for 75 ns;
    bs <= '0'; wait for 25 ns;
  end process;
```

end testbench;

Use of wait

The wait statement can be located anywhere between begin and end process

Basic Usages:

```
wait for time;
wait until condition;
wait on signal_list;
wait;
```

Use of wait


```
process
. . .
J <= '1';
wait for 50 ns;-- process is suspended for 50 ns after J is
. . . . - assigned to '1'
end process;</pre>
```

Use of wait

Clock Generation

```
architecture testbench of test my design is
  signal clk 50 : std logic := '1';
  signal clk 75 : std logic := '0';
  constant clk period : time := 100 ns;
  constant h clk period: time := 50 ns;
begin
-- case 1: concurrent statement
clk 50 <= not(clk 50) after h clk period; -- 50% duty
-- case 2: sequential statement
clk 75 proc: process
                                           50
                                               100
begin
    clk 75 <= '1';
                                 clk_50
    wait for 75 ns; -- 75% duty
```

clk_75_proc: process
begin
 clk_75 <= '1';
 wait for 75 ns; -- 75% duty
 clk_75 <= '0';
 wait for 25 ns;
end process clk_75_proc;
 . . .
end testbench;</pre>



Clock Generation

```
architecture testbench of test my design is
signal clk: std logic := '0';
constant period: time := 40 ns;
begin
diff duty clk cycle: process
begin
  clk <= '0';
  wait for period * 0.60;
  clk <= '1';
  wait for period * 0.40; -- 60% duty cycle
end process diff duty clk_cycle;
end architecture testbench;
```

Clock Generation

```
architecture testbench of test my design is
  signal clk: std logic:= '0';
  constant half period: time := 20 ns;
begin
clk cycle: process
begin
  clk <= '0';
  wait for half period; -- the clock will toggle
  clk <= '1';
   wait for half period; -- as long as the simulation
                         -- is running
end process clk cycle;
end architecture testbench;
```

Data Generation

- Avoid race conditions between data and clock
 - Applying the data and the active edge of the clock simultaneously might cause a race condition

 To keep data synchronized with the clock while avoiding race condition, apply the data at a different point in the clock period that at the active edge of clock

Data Generation

Example of Data generation on inactive clock edge

```
Clock
generation
process
```

Data generation process

```
clk gen proc: process
begin
Clk <= '0';
wait for 25 ns;
clk<= '1';
wait for 25 ns;
end process clk gen proc;
data gen proc: process
while not (data done) loop
   DATA1 \leq X1;
   DATA2 <= X2;
   wait until falling_edge(clk);
 end loop;
end process data gen proc;
```

Data Generation

Relative time: signal waveforms that are specified to change at simulation times relative to the previous time, in a time accumulated manner

```
architecture relative timing of myTest is
     signal Add Bus : std logic vector(7 downto 0);
begin
                                                  00000000
                                      00000101
   patt gen proc: process
     begin
                                00000000
                                            10101010
                                                        00000101
       Add Bus <= "00000000";
       wait for 10 ns;
       Add Bus <= "00000101";
       wait for 10 ns;
       Add Bus <= "10101010";
       wait for 10 ns;
   end process patt gen proc;
                                        10
end relative timing;
```

Data Generation

<u>Absolute time</u>: signal waveforms that are specified to change at simulation times absolute since the moment that the simulation begin

```
architecture absolute timing of testbench is
     signal A BUS: std logic vector (7 downto 0);
begin
       A BUS <= "0000000",
                     "00000101" after 10 ns,
                     "00001010" after 20 ns;
                                   -- etc.
                          00000000
                                       00001010
end absolute timing;
                                 00000101
                               X"00'
                                      X"05"
                                                X"0A"
                                              30
                                        20
```

Data Generation

<u>Absolute time</u>: signal waveforms that are specified to change at simulation times absolute since the moment that the simulation begin

. . .

```
test0 test1
```

Data Generation

```
architecture array usage of in test benches is
  signal Add Bus : std logic vector(7 downto 0);
  -- type & signal declarations: 5 data for 8 bits
  type stimulus is array (0 to 4) of
                        std logic vector (7 downto 0);
  constant DATA : stimulus :=
           ("00000000",
                            -- declare the stimulus
            "00000001",
                           -- as an array.
            "00000010", -- these values will be
            "00000011",
                           -- used to stimulate the
            "00000100");
                      -- inputs
begin
    stim proc: process
    begin
     Add BUS <= DATA(i); -- to Add Bus a new value
        end loop;
    end process stim proc;
end array usage;
```

Reset Generation

```
asynchronous desassert reset
reset: process
begin
  rst <= '1';
  wait for 23 ns;
  rst <= '0';
  wait for 1933 ns;
  rst <= '1';
  wait for 250 ns;
  rst <= '1';
  wait;
end process;
```

Reset Generation

```
synchronous desassert reset
sreset: process
begin
  rst <= '1';
  for i in 1 to 5 loop
    wait until clk = '1';
  end loop;
  rst <= '0';
end process;
```

```
entity dcd 2 4 is
 port (in1 : in std logic vector (1 downto 0);
       out1 : out std logic vector (3 downto 0));
end dcd 2 4;
architecture dataflow of dcd 2 4 is
begin
  with in1 select
    out1 <= "0001" when "00",
            "0010" when "01",
            "0100" when "10",
            "1000" when "11",
            "0000" when others;
end dataflow;
```

```
-- Test Bench to exercise and verify
-- correctness of DECODE entity
entity tb2 decode is
end tb2 decode;
architecture test bench of tb2 decode is
type input array is array (0 to 3) of
                          std logic vector (1 downto 0);
constant input vectors: input array :=
                          ("00", "01", "10", "11");
signal in1 : std logic vector (1 downto 0);
signal out1 : std logic vector (3 downto 0);
component decode
      port (
             in1 : in std logic vector(1 downto 0);
             out1: out std logic vector(3 downto 0));
end component;
```

Ex. Decoder 2:4

Stimulus to the Inputs and Component Instantiation:

```
begin
                                                     Component
decode 1: decode port map (
                                                    Instantiation
                      in1 => in1,
out1 => out1);
                                                       Inputs
                                                     Stimulus and
                                                    Outputs port
                                                         map
apply inputs: process
begin
  for j in input_vectors 'range loop
                                                       Data
       in1 <= input_vectors(j);</pre>
                                                    generation
       wait for 50 ns;
  end loop;
end process apply inputs;
```

Ex. Decoder 2:4

Data verification:

```
Input
                                    stimulus
test outputs: process
begin
  wait until((in1 = "01");
                                                  Wait on
  wait for 25 ns;
                                                 certain time
  assert (out1 = "0110")
       report"Output not equal to 0110"
              severity ERROR;
           -- check the other outputs
                                                Check the
                                                 output
end process test outputs;
```

```
-- Test Bench to exercise and verify
-- correctness of DECODE entity
entity tb3 decode is
end tb3 decode;
architecture test bench of tb3 decode is
type decoder test is record
  in1: std logic vector(1 downto 0);
  out: std logic vector(3 downto 0);
end record;
type test array is array(natural range <>) of decoder test;
constant test data: test array :=
   ("00", "0001",
    "01", "0010",
    "10", "0100",
    "11", "1000");
-- same declaration as before
```

```
begin
decode 1: decode port map (
                      in1 => in1,
                      out1 => out1);
apply in check outs: process
begin
  for j in test data'range loop
       in1 <= test data(j).in1);</pre>
       wait for 50 ns;
       assert (out1 = test data(j).out1)
           report "Output not equal to the expected value"
              severity ERROR;
  end loop;
end process apply in check outs;
```

```
begin
apply inputs: process
begin
  for j in test data'range loop
       in1 <= test data(j).in1);</pre>
       wait for 50 ns;
  end loop;
end process apply inputs;
data verif: process
begin
  wait for 25 ns;
  assert (out1 = test data(j).out1)
           report "Output not equal to the expected
  value"
               severity ERROR;
  wait for 50 ns;
end process data verif;
```

File

```
file input_file_0 : text open read_mode is "inputs0.txt";
```

```
process
    variable lin : line;
    variable input : std logic vector(31 downto 0);
begin
    ff in 0 empty \leftarrow '0';
    wait until clk = '0';
    while not endfile(input file 0) loop
        if ff in0 re = '1' then
             readline(input file 0, lin);
            read(lin, input);
             ff in0 data <= input;
        end if;
        wait for clock period;
    end loop;
    ff in 0 empty \leftarrow '1';
    wait until rst_n = '0';
end process;
```

File

```
file output file : text open write mode is "outputs.txt";
     process
         variable lout : line;
         variable output : std logic vector(31 downto 0);
     begin
         ff out full <= '0';
         wait until clk = '0';
         while true loop
             if ff out we = '1' then
                 output := ff out data;
                  write(lout, output);
                  writeline(output file, lout);
             end if;
             wait for clock period;
         end loop;
     end process;
```

Concluções

- ♣ TB is done in VHDL code
- Emulate the Hardware
- Use all the power of VHLD
- There is no size limit
- ♣ TB is the top-level unit
- Usually is more complex than the design itself