

MC 602

IC/Unicamp 2011s2 Prof Mario Côrtes

VHDL Máquina de Estados (FSM)




Tópicos

- Máquinas de estados
 - Moore
 - Mealy
- Dois templates para implementação em VHDL




Forma geral de um circuito síncrono





Máquina de Moore




z=1 se w=1 nos dois últimos ciclos de clock z=0 caso contrário

Clockcycle: w:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t ₉	t ₁₀
w:	0	1	0	1	1	0	1	1	1	0	1
z:	0	0	0	0	0	1	0	0	1	1	0




Diagrama de Estados



Present	Next	Output	
state	w = 0	w = 1	z
А	А	В	0
В	Α	C	0
C	Α	С	1



Implementação





FSM de Moore


```
B/z=0
                                                    w=0
USE ieee.std logic 1164.all;
                                                        w=1
                                                 w=0
ENTITY simple IS
                                                    C/z=
  PORT (Clock, Resetn, w : IN STD LOGIC;
                        : OUT STD LOGIC );
END simple;
ARCHITECTURE Behavior OF simple IS
  TYPE State_type IS (A, B, C); -- Tipo Enumerado para
                                 -- definir os Estados
  SIGNAL y : State type;
BEGIN
  PROCESS ( Resetn, Clock )
  BEGIN
      IF Resetn = '0' THEN -- A é o estado inicial
            y \le A;
      ELSIF (Clock'EVENT AND Clock = '1') THEN
con't ...
```

Reset




FSM de Moore


```
CASE y IS
           WHEN A =>
                IF w = '0'
                     THEN y \le A;
                     ELSE y \le B;
                END IF;
           WHEN B =>
                IF w = '0'
                     THEN y \le A;
                     ELSE y \ll C;
                END IF;
           WHEN C =>
                IF w = '0'
                     THEN y \ll A;
                     ELSE y \le C;
                END IF;
      END CASE;
  END IF;
END PROCESS;
  z \ll 1' WHEN y = C ELSE '0';
END Behavior;
```





FSM de Moore - Simulação





FSM de Moore IC-UNICAMP Codificação Alternativa (2 processos)

```
USE ieee.std logic 1164.all;
                                                    w=0
                                                       w=1
ENTITY simple IS
                                  STD_LOGIC;
  PORT (Clock, Resetn, w : IN
                        : OUT
                                STD LOGIC );
          Z
END simple;
ARCHITECTURE Behavior OF simple IS
  TYPE State type IS (A, B, C);
  SIGNAL y present, y next : State type;
```


10

Reset

FSM de Moore

IC-UNICAMP Codificação Alternativa (2 processos) Reset

```
BEGIN
  PROCESS ( w, y_present )
  BEGIN
      CASE y present IS
             WHEN A =>
                    IF w = '0' THEN
                        y_next <= A;</pre>
                    ELSE
                        y next <= B;
                    END IF;
             WHEN B = >
                    IF w = '0' THEN
                        y next <= A;
                    ELSE
                        y_next <= C;</pre>
                    END IF;
```



FSM de Moore - Codificação Alternativa

```
WHEN C =>
                                                     Reset
                    IF w = '0' THEN
                                                             B/z=0
                         y next <= A;
                                                         w=0
                    FLSE
                                                             w=1
                                                     w=0
                         y next <= C;
                    END IF;
      END CASE;
  END PROCESS;
  PROCESS (Clock, Resetn)
  BEGIN
      IF Resetn = '0' THEN
             y_present <= A;</pre>
      ELSIF (Clock'EVENT AND Clock = '1') THEN
             y present <= y next;</pre>
      END IF;
  END PROCESS;
  z <= '1' WHEN y_present = C ELSE '0';</pre>
END Behavior;
```

12

Resumo alternativas próx estado: Moore

```
PROCESS ( Resetn, Clock )
  BEGIN
     IF Resetn...
        y \le A;
     ELSIF (Clock'EVENT AND
      Clock = '1') THEN
  CASE y IS
     WHEN A =>
        IF w = '0'
           THEN y \le A;
           ELSE y \le B;
        END IF;
     WHEN B =>
  END CASE;
END PROCESS;
```

```
PROCESS ( w, y present )
  BEGIN
     CASE y present IS
        WHEN A =>
           IF w = '0' THEN
               y next <= A;
           ELSE
               y next <= B;
           END IF;
        WHEN B => ....
     END CASE;
END PROCESS;
PROCESS (Clock, Resetn)
  BEGIN
     IF Resetn ....
        y present <= A;
     ELSIF (Clock'EVENT AND
      Clock = '1') THEN
        y present <= y next;
     END IF;
  END PROCESS;
```

IC-UNICAMP

FSM - Especificando a Atribuição de Estados

```
ARCHITECTURE Behavior OF simple IS

TYPE State_TYPE IS (A, B, C);

ATTRIBUTE ENUM_ENCODING: STRING;

ATTRIBUTE ENUM_ENCODING OF State_type: TYPE IS "00 01 11";

SIGNAL y_present, y_next: State_type;

BEGIN

con't ...
```

 Obs: Atributo Enum_Encoding é específico da ferramenta Quartus. Esta solução pode não funcionar em outras ferramentas CAD

FSM - Especificando a Atribuição de Estados

IC-UNICAMP

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY simple IS
      PORT ( Clock, Resetn, w : IN STD LOGIC;
                                : OUT STD LOGIC );
END simple;
ARCHITECTURE Behavior OF simple IS
      SIGNAL y present, y next : STD LOGIC VECTOR(1 DOWNTO 0);
      CONSTANT A : STD LOGIC VECTOR(1 DOWNTO 0) := "00";
      CONSTANT B : STD_LOGIC_VECTOR(1 DOWNTO 0) := "01";
      CONSTANT C : STD LOGIC VECTOR(1 DOWNTO 0) := "11";
BEGIN
      PROCESS ( w, y present )
      BEGIN
             CASE y present IS
                    WHEN A =>
                           IF w = '0' THEN y next \Leftarrow A;
                           ELSE y next <= B;
                           END IF;
... con't
```


FSM - Especificando a Atribuição de

Estados

```
WHEN B =>
                             IF w = '0' THEN y next \Leftarrow A;
                             ELSE y next <= C;</pre>
                             END IF;
                        WHEN C =>
                             IF w = '0' THEN y next \leq A;
                             ELSE y next <= C;</pre>
                             END IF;
                        WHEN OTHERS =>
                             y next <= A;
                   END CASE;
              END PROCESS;
              PROCESS ( Clock, Resetn )
              BEGIN
                    IF Resetn = '0' THEN
                        y_present <= A;</pre>
                   ELSIF (Clock'EVENT AND Clock = '1') THEN
                        y present <= y_next;</pre>
                   END IF;
              END PROCESS;
               z <= '1' WHEN y present = C ELSE '0';
END Behavior:
```



Máquina de Mealy





FSM de Mealy



FSM de Mealy

```
Reset
ARCHITECTURE Behavior OF mealy IS
                                                    w=1/z=0
        TYPE State type IS (A, B);
                                          w=0/z=0
        SIGNAL y : State_type;
BEGIN
                                                    w=0/z=0
       PROCESS ( Resetn, Clock )
       BEGIN
               IF Resetn = '0' THEN y <= A;</pre>
               ELSIF (Clock'EVENT AND Clock = '1') THEN
                     CASE y IS
                            WHEN A =>
                                IF w = '0' THEN y \le A;
                                ELSE y \le B;
                                END IF;
                            WHEN B =>
                                IF w = '0' THEN y \le A;
                                ELSE y \le B;
                                END IF;
                     END CASE;
               END IF;
       END PROCESS:
```



FSM de Mealy

```
PROCESS ( y, w )

BEGIN

CASE y IS

WHEN A =>

z <= '0';

WHEN B =>

z <= w;

END CASE;

END PROCESS;

END Behavior;
```

Reset