



Spatial

Part 2: How to use Spatial?

SPATIAL PROGRAMMING BASICS

Spatial App Template

```
1 import spatial._
2 import org.virtualized._
3
4 object AppName extends SpatialApp {
5   import IR._
6
7   @virtualize
8   def main(): Unit = {
9
10     ARM Host Code (setup)
11
12     Accel {
13       FPGA Code
14     }
15
16     ARM Host Code (teardown)
17   }
18 }
```

Spatial App Template

```
1 import spatial._
2 import org.virtualized._
3
4 object AppName extends SpatialApp {
5   import IR._
6
7   @virtualize
8   def main(): Unit = {
9
10     - Define FPGA peripherals
11     - Send data from ARM to FPGA
12
13     Accel {
14       - Define FPGA operations
15     }
16     - Get data from the FPGA
17   }
18 }
```

Hello Spatial!

```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5   import IR._
6
7   @virtualize
8   def main(): Unit = {
9     val input = args(0).to[Int]
10    val in  = ArgIn[Int]
11    val out = ArgOut[Int]
12    setArg(in, input)
13    Accel {
14      out := in + 4
15    }
16    println("Output: " + getArg(out))
17  }
18 }
```

Spatial is Embedded in Scala

```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5   import IR._
6
7   @virtualize
8   def main(): Unit = {
9     val input = args(0).to[Int]
10    val in  = ArgIn[Int]
11    val out = ArgOut[Int]
12    setArg(in, input)
13    Accel {
14      out := in + 4
15    }
16    println("Output: " + getArg(out))
17  }
18 }
```

Spatial can be thought
of as a **Scala** library


Spatial is Embedded in Scala

```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5   import IR._
6
7   @virtualize
8   def main(): Unit = {
9     val input = args(0).to[Int]
10    val in = ArgIn[Int]
11    val out = ArgOut[Int]
12    setArg(in, input)
13    Accel {
14      out := in + 4
15    }
16    println("Output: " + getArg(out))
17  }
18 }
```

Semicolons are optional

Import Statements

```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5   import TP
6
7   val in = ArgIn[Int]
8   val out = ArgOut[Int]
9   setArg(in, input)
10  Accel {
11    out := in + 4
12  }
13  println("Output: " + getArg(out))
14 }
15 }
16 }
17 }
18 }
```



Same in every Spatial program
(Similar idea to **#include** in C,
Identical to **import** in Java, Python)

Import Statements

```
1 import spatial._
```

Spatial-specific classes
(primarily **SpatialApp**)

```
2 import org.virtualized._
```

Useful macros for nicer
syntax (more later)

```
3 object HelloSpatial extends SpatialApp {  
4   import IR._  
5  
6   @virtualize  
7   def main(): Unit = {  
8     val input = args(0).to[Int]
```

Application Object Declaration

```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5   import IR._
6
7   @virtualize
```

Spatial applications are always **objects**

```
10   val in  = ArgIn[Int]
11   val out = ArgOut[Int]
12   setArg(in, input)
13   Accel {
14     out := in + 4
15   }
16   println("Output: " + getArg(out))
17 }
18 }
```

Application Object Declaration

```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5   import D._
6
7   @virtualize
8   def run(): Unit = {
9     // ...
10    val in = ArgIn[Int]
11    val out = ArgOut[Int]
12    setArg(in, input)
13    Accel {
14      out := in + 4
15    }
16    println("Output: " + getArg(out))
17  }
18 }
```

Name of application

All Spatial applications inherit from ("extends") **SpatialApp**

Spatial API Import

```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5   import IR._
6
7   @virtualize
8   def main(): Unit = {
```

Brings all of Spatial API into scope

Note: Must be called *inside* the object

```
13   {
14     out := in + 4
15   }
16   println("Output: " + getArg(out))
17 }
18 }
```

Spatial's Entry Function: "main()"

```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5   import IR._
6
7   @virtualize
8   def main(): Unit = {
9     val input = args(0).toInt
10    val in = ArgIn[Int]
11    val out = ArgOut[Int]
12    setArg(in, input)
13    Accel {
14      out := in + 4
15    }
16    println("Output: " + getArg(out))
17  }
18 }
```

Spatial's entry function

“@virtualize” Annotation

All functions in Spatial should have this annotation
(Allows overloading Scala constructs like if-then-else)

```
1 import spatial.  
5 import IR._  
6  
7 @virtualize  
8 def main(): Unit = {  
9     val input = args(0).to[Int]  
10    val in  = ArgIn[Int]  
11    val out = ArgOut[Int]  
12    setArg(in, input)  
13    Accel {  
14        out := in + 4  
15    }  
16    println("Output: " + getArg(out))  
17 }  
18 }
```

Spatial's Entry Function: "main()"

```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5   import IR._
6
7   @virtualize
8   def main(): Unit = {
9     val input = Args(0).to[Int]
10    val in = ArgIn[Int]
11    = ArgOut[Int]
12    in, inp
13    = in + 4
14  }
15
16  println("Output: " + getArg(out))
17 }
18 }
```

Starts a function
declaration

Function return type
(Unit: same as void)

Val Definitions

Declares an **immutable** value named “input” (value can’t be modified later)

```
1 import spatial._
2 import org.virtualized.
3
4
5
6
7 @virtualize
8 def main(): Unit = {
9   val input = args(0).to[Int]
10   val in = ArgIn[Int]
11   val out = ArgOut[Int]
12   setArg(in, input)
13   Accel {
14     out := in + 4
15   }
16   println("Output: " + getArg(out))
17 }
18 }
```


Val Definitions

Value types are optional in Scala.

```
1 import spatial._
2 import org.virtualized._
3
4
5
6
7 @virtualize
8 def main(): Unit = {
9   val input: Int = args(0).to[Int]
10   val in = ArgIn[Int]
11   val out = ArgOut[Int]
12   setArg(in, input)
13   Accel {
14     out := in + 4
15   }
16   println("Output: " + getArg(out))
17 }
18 }
```

Val Definitions

Scala is statically typed (like C, Java)
Without the “: **Int**”, the type of this
value is **inferred** by the compiler.


```
1 import spatial.  
6  
7 @virtualize  
8 def main(): Unit = {  
9   val input = args(0).to[Int]  
10  val in = ArgIn[Int]  
11  val out = ArgOut[Int]  
12  setArg(in, input)  
13  Accel {  
14    out := in + 4  
15  }  
16  println("Output: " + getArg(out))  
17 }  
18 }
```

Method Calls

```
1 import spatial._
2 import org.virtualized._
```

Round brackets () for value parameters
Square brackets [] are for **type** parameters


```
7 @virtualize
8 def main(): Unit {
9     val input = args(0).to[Int]
10    val in = ArgIn[Int]
11    val out = ArgOut[Int]
12    setArg(in, input)
13    Accel {
14        out := in + 4
15    }
16    println("Output: " + getArg(out))
17 }
18 }
```

Two red arrows are pointing to the parentheses in the code. One arrow points to the parentheses in 'args(0)' on line 9, and the other points to the square brackets in 'to[Int]' on the same line.

Spatial Command-Line Arguments

Spatial app's command-line arguments

Conversion from **String** to **Int**




```
int main(int argc, char **argv) {
    int in = atoi(argv[1]);

    printf("Output: %d\n", out);
    return 0;
}
```

Input Arguments (ArgIn)


```
1 import spatial._
2 import org.virtualized._
3
4
5
6
7
8 def main(): Unit = {
9   val input = args(0).to[Int]
10  val in = ArgIn[Int]
11  val out = ArgOut[Int]
12  setArg(in, input)
13  Accel {
14    out := in + 4
15  }
16  println("Output: " + getArg(out))
17 }
18 }
```

Creates a new register to capture a scalar argument *from* the ARM




Output Arguments (ArgOut)

```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5   // ...
6
7   // Creates a new scalar argument to
8   // the ARM from the FPGA
9
10  val input = args(0).to[Int]
11  val in = ArgIn[Int]
12  val out = ArgOut[Int]
13  setArg(in, input)
14  Accel {
15    out := in + 4
16  }
17  println("Output: " + getArg(out))
18 }
```



Scalar Transfers (ARM → FPGA)

```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5   import IR._
6
7   @virtualize
8   def main(): Unit = {
9     val input = args(0).to[Int]
10    val in = ArgIn[Int]
11    val out = ArgOut[Int]
12    setArg(in, input)
13    Accel {
14
15    Tells the host ARM to write input
16    to scalar argument in on the FPGA
17
18  }
```




Accel Block

```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5   import IR._
6
7   @virtualize
```


Defines an FPGA computation scope.
Everything in here goes on the FPGA

```
11   val out = ArgOut[Int]
12   setArg(in, input)
13   Accel {
14     out := in + 4
15   }
16   println("Output: " + getArg(out))
17 }
18 }
```



Accel Block

```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5   import IR._
6
7   @virtualize
8
9   The types of operations that can
10  be done in this scope are limited
11  to synthesizable Spatial
12
13  Accel {
14    out := in + 4
15  }
16  println("Output: " + getArg(out))
17 }
18 }
```




Accel Block

```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5   import IR._
6
```

Accel handles control signals for you.
It implicitly creates:


- a **start signal** (ARM \rightarrow FPGA)
- a **done signal** (FPGA \rightarrow ARM)

```
12   def main(args: Seq[String]) = {
13     Accel {
14       out := in + 4
15     }
16     println("Output: " + getArg(out))
17   }
18 }
```




Implicit Register Reads

```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5   import IR._
6
7   @virtualize
8   def main(): Unit = {
9
10     Implicitly creates a wire from the
11     register (ArgIn) in
12     setArg(in, input)
13     Accel {
14       out := in + 4
15     }
16     println("Output: " + getArg(out))
17   }
18 }
```




Register Writes

```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5   import IR._
6
7   @virtualize
8   def main(): Unit = {
9
10    := creates a write of the value
11    in + 4 to the register out
12    setArg(in, input)
13    Accel {
14      out := in + 4
15    }
16    println("Output: " + getArg(out))
17  }
18 }
```




Accel Block Scheduling

```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5   import IR._
6
7   Accel guarantees that FPGA
8   execution completes after all
9   operations in this block complete
10
11   val out = ArgOut[Int]
12   setArg(in, input)
13   Accel {
14     out := in + 4
15   }
16   println("Output: " + getArg(out))
17 }
18 }
```



Scalar Transfers (FPGA → ARM)


```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5   import IR._
6
7   @virtualize
8   def main(): Unit = {
9     val input = args(0).to[Int]
10
11     Gets the value of the ArgOut out
12     from the FPGA back to the ARM
13
14     out := in + 4
15   }
16   println("Output: " + getArg(out))
17 }
18 }
```



Printing in Spatial**

```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5   import IR._
6
7   @virtualize
8   def main(): Unit = {
9     val input = args(0).to[Int]
10    val in = ArgIn[Int]
11    val out = ArgOut[Int]
12
13    Prints the output to the terminal
14
15    out := in + 4
16    println("Output: " + getArg(out))
17  }
18 }
```

** Printing in Spatial isn't synthesizable, but it can be used in **host code** and in **debugging** (more in future lectures)



```
int main(int argc, char **argv) {
  int in = atoi(argv[1]);
  ...
  printf("Output: %d\n", out);
  return 0;
}
```

Hello Spatial!

```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5   import IR._
6
7   @virtualize
8   def main(): Unit = {
9     val input = args(0).to[Int]
10    val in  = ArgIn[Int]
11    val out = ArgOut[Int]
12    setArg(in, input)
13    Accel {
14      out := in + 4
15    }
16    println("Output: " + getArg(out))
17  }
18 }
```


Custom Types in Spatial

- Now what if we want an ArgIn value that isn't an Int?
- Other options:
 - Custom fixed point types
 - Custom floating point types
 - Structs
 - Vectors

Custom Types

```
1
2
3 val input = args(0).to[Int]
4 val in  = ArgIn[Int]
5
6 setArg(in, input)
7
8
9
10
11
12
13
14
15
16
17
18
```

Custom Fixed Point Types

```
1 type Q8_8 = FixPt[FALSE, 8, 8]
```

_N = # of fraction bits
(N from 0 to 128)

TRUE = Signed
FALSE = Unsigned

_N = # of integer bits
(N from 1 to 128)

0b00000000.00000000
Integer bits Fraction bits

Custom Fixed Point Examples

```
1 type Q8_8 = FixPt[FALSE,_8,_8]
2
3 type UInt8 = FixPt[FALSE,_8,_0]
4
5 type LongLong = FixPt[TRUE,_128,_0]
```

0b00000000.00000000

Integer bits Fraction bits

Custom Fixed Point Types

```
1 type UInt8 = FixPt[FALSE,_8,_0]
2
3 val input = args(0).to[UInt8]
4 val in   = ArgIn[UInt8]
5
6 setArg(in, input)
7
8
9
10
11
12
13
14
15
16
17
18
```

Custom Floating Point Types

```
1 type Float = FltPt[_23,_11]
```

_N = # of significand bits + 1
(N from 1 to 128)
Includes sign bit!

_N = # of exponent bits
(N from 0 to 128)

0 00000000 x 2^00000000
Sign bit Significand bits Exponent bits

Custom Floating Point Types

```
1 type Full = F1tPt[_24,_8]
2
3 val input = args(0).to[Full]
4 val in   = ArgIn[Full]
5
6 setArg(in, input)
7
8
9
10
11
12
13
14
15
16
17
18
```

Predefined Type Aliases

```
1 type Char  = FixPt[TRUE,_8,_0]
2 type Short = FixPt[TRUE,_16,_0]
3 type Int   = FixPt[TRUE,_32,_0]
4 type Long  = FixPt[TRUE,_64,_0]
5
6 type Half  = FltPt[_11,_5]    // 754 Half
7 type Float = FltPt[_24,_8]    // 754 Single
8 type Double = FltPt[_53,_11]  // 754 Double
9
10
11
12
13
14
15
16
17
18
```


Note About Booleans

```
1
2
3 val input = args(0).to[Boolean]
4 val in   = ArgIn[Boolean]
5
6 setArg(in, input)
```

Note: For API purposes,
Boolean is NOT the same as
single bit fixed point number


Uses “false” and “true”
rather than 0 and 1

Custom Structs

```
1 @struct class MyStruct(  
2     red: Int,  
3     green: Int,  
4     blue: Int  
5 )  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18
```

Declares a new Struct type
with the given list of fields

Custom Structs




```
1 @struct class MyStruct(  
2     red:    Int,  
3     green:  Int,  
4     blue:   Int  
5 )  
6  
7 val bus = MyStruct(147, 192, 125)  
8  
9  
10
```

Allocates an instance of the struct.
Note: NO *new* keyword used

In hardware, a struct instance is just
a concatenation of wires


Custom Structs



```
1 @struct class MyStruct(  
2     red:  Int,  
3     green: Int,  
4     blue:  Int  
5 )  
6  
7 val bus = MyStruct(147, 192, 125)  
8  
9 val red = bus.red  
10 val blue = bus.blue
```

Creates a reference to the struct field (equivalent to a bit slice)

Custom Structs



```
1 @struct class MyStruct(  
2     red:  Int,  
3     green: Int,  
4     blue: Int  
5 )  
6  
7 val bus = MyStruct(147, 192, 125)  
8  
9 bus.blue -= 45
```

Note: Allocated structs are immutable!
We can't write to them or change the contents!

Nesting Structs

```
1 @struct class RGB(  
2     red:  Int,  
3     green: Int,  
4     blue: Int  
5 )  
6  
7 @struct class RGBA(  
8     rgb:  RGB,  
9     alpha: Int  
10 )  
11  
12  
13  
14  
15  
16  
17  
18
```

Registers of Custom Types

```
1 @struct class MyStruct(  
2   red:   Int,  
3   green: Int,  
4   blue:  Int  
5 )  
6  
7 val in  = ArgIn[MyStruct]  
8  
9 in.red
```

Creates an ArgIn register which holds a value of type MyStruct

Note: Registers can hold structs as long as the fields are primitive values (FixPt, FltPt, Boolean) or other primitive-based structs



Spatial Tutorial

Part 2: Spatial Memories and Control

VECTORS & BIT MANIPULATION

Vectors

- Another primitive type in Spatial
- Like structs, equivalent to a concatenation of wires
- Every word in the vector is the same type
- Number of words in vector must be statically known


Vector Types

- Vector[T]
 - Vector1[T] to Vector128[T]
 - Width statically known by Spatial compiler
 - Width statically known by Scala compiler
 - VectorN[T]
 - Width statically known by Spatial compiler
 - Width *not* statically known by Scala compiler
 - Must be cast to a Vector###[T] type before further use

Vectors

```
1 type UInt4 = FixPt[FALSE,_4,_0]
2 def makeVector(a: UInt4, b: UInt4, c: UInt4): Vector3[UInt4] = {
3
4
5
6
7
8
9 }
10
11
12
13
14
15
16
17
18
```

Vectors: Big and Little Endian




```
1 type UInt4 = FixPt[FALSE, _4, _0]
2 def makeVector(a: UInt4, b: UInt4, c: UInt4): Vector3[UInt4] = {
3   val big = Vector.BigEndian(a, b, c)
4   indices: 0 1 2
5
6   val little = Vector.LittleEndian(a, b, c)
7   indices: 2 1 0
8
9 }
```

Both allocate a Vector3 with the given elements, but the order is different

Like structs, this is equivalent to a concatenation of wires

Aside: Equivalent Vector Mnemonics




```
1 type UInt4 = FixPt[FALSE, _4, _0]
2 def makeVector(a: UInt4, b: UInt4, c: UInt4): Vector3[UInt4] = {
3   // val big = Vector.BigEndian(a, b, c)
4   val big = Vector.ZeroFirst(a, b, c)
5
6   // val little = Vector.LittleEndian(a, b, c)
7   val little = Vector.ZeroLast(a, b, c)
8
9 }
```

indices: 0 1 2

indices: 2 1 0

Equivalent behaviors, but slightly
easier to remember (at least for me)

Simple Method




```
1 type UInt4 = FixPt[FALSE,_4,_0]
2 def makeVector(a: UInt4, b: UInt4, c: UInt4): Vector3[UInt4] = {
3   Vector.ZeroFirst(a, b, c)
4 }
```

Implicit return value of the function

Note: Value definitions (e.g. `val x = 1`) return **Unit**, **not** the type of the right hand side

Method Call




```
1 val vector = makeVector(15.to[UInt4],13.to[UInt4],2.to[UInt4])
```


Note: Function calls are **inlined** by default in Spatial

In hardware terms, every function call creates a duplicate of the specified operations

Vector Operators: Element Select



vector




```
1 val vector = makeVector(15.to[UInt4],13.to[UInt4],2.to[UInt4])
2
3 val element: UInt4 = vector(0)
```




Selects the $i = 0^{th}$ element in the Vector

Vector Operators: Element Slice



vector




slice

```
1 val vector = makeVector(15.to[UInt4],13.to[UInt4],2.to[UInt4])
2
3 val slice: VectorN[UInt4] = vector(1::0)
```


Selects the elements $i = 0$ through $j = 1$ (inclusive) in the vector

Creates a **VectorN** which must be cast to a **Vector###**

Vector Operators: Conversion



vector




slice


```
1 val vector = makeVector(15.to[UInt4],13.to[UInt4],2.to[UInt4])
2
3 val slice: Vector2[UInt4] = vector(1::0).asVector2
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
```

Casts this **VectorN** to a **Vector2**

Vector Operators: Element Slice



vector




slice

```
1 val vector = makeVector(15.to[UInt4],13.to[UInt4],2.to[UInt4])
2
3 val slice: VectorN[UInt4] = vector(0::1)
```




Same as *vector(1::0)*

Vector Operators: Element TakeN



vector




slice

```
1 val vector = makeVector(15.to[UInt4],13.to[UInt4],2.to[UInt4])
2
3 val slice: Vector2[UInt4] = vector.take2(0)
```

Selects two elements in the vector
starting with element $i = 0$

(Same as slicing plus conversion)


Vector Operators: Element TakeN



```
1 val vector = makeVector(15.to[UInt4],13.to[UInt4],2.to[UInt4])
2
3 val slice: Vector3[UInt4] = vector.take3(0)
```

Method determines return type (**Vector#**)


Vector Operators: Bit Casting




```
1 val vector = makeVector(15.to[UInt4],13.to[UInt4],2.to[UInt4])
2
3 type UInt12 = FixPt[FALSE,_12,_0]
4
5 val number = vector.as[UInt12]
```

Creates a view of these bits directly
as an unsigned 12 bit integer

Vector Operators: Bit Casting



vector





instance

```
1 val vector = makeVector(15.to[UInt4],13.to[UInt4],2.to[UInt4])
2
3 type UInt3 = FixPt[FALSE,_3,_0]
4 @struct class MyStruct(
5     w0: UInt3,
6     w1: UInt3,
7     w2: UInt3,
8     w3: UInt3
9 )
10
11 val instance = vector.as[MyStruct]
```

Bit-composed struct type

Creates a view of these bits
directly as an instance of MyStruct

Vector Operations: As Vector Of Bits



```
1 val vector = makeVector(15.to[UInt4],13.to[UInt4],2.to[UInt4])
2
3 val bits = vector.as12b
```



Creates a view of these
bits as a **Vector12** of bits

Equivalent to `vector.as[Vector12[Bool]]`

All Bit Primitives Are Bit Vectors

```
1 type UInt32 = FixPt[FALSE, _16, _0]
2 type UInt16 = FixPt[FALSE, _16, _0]
3 @struct class Split16(msByte: UInt16, lsByte: UInt16)
4
5 val a = 10.to[UInt32]
6
7 val bit3 = a(3)
8
9 val lsByte = a(17::2).asVector16
10
11 val bits = a.as32b
12
13 val split = a.as[Split16]
14
15 val a_again = split.as[UInt32]
```

4th least significant bit of *a*


bit slice of *a*

vector view of all bits in *a*

Split16 view of *a*

OFF-CHIP MEMORIES

Previously on *Spatial*...



DRAM

```
1 val data = DRAM[Int](192, 192)
```


```
2  
3 Acce1 {
```

```
4 ...
```

```
5 }  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18
```

Declares a 192 x 192 (2D)
block of memory in the
FPGA DRAM
with words of type **Int**

1 to 5 dimensions are
currently supported



DRAM


```
1 val data = DRAM[Int](192, 192)
```

```
3 Accl {
```

```
4 ...
```

```
5 }
```


Must be used **outside**
of the *Accl* scope



DRAM: Dimension Limitations

```
1 val N = ArgIn[Int]
2 setArg(N, args(0).to[Int])
3
4 val data = DRAM[Int](args(0).to[Int])
5 val data = DRAM[Int](N)
6
7 Accel {
8   ...
9 }
```


Dimensions can only be functions input arguments and constants



DRAM: Transfer from ARM to FPGA

```
1 val N = ArgIn[Int]
2 setArg(N, args(0).to[Int])
3 val data = DRAM[Int](N)
4
5 val armData: Array[Int] = ... //Info soon!
6
7 setMem(data, array)
8
9 Acce1 {
10   ...
11 }
```


Copies data from ARM DRAM
to FPGA DRAM



DRAM: Transfer from FPGA to ARM

```
1 val N = ArgIn[Int]
2 setArg(N, args(0).to[Int])
3 val data = DRAM[Int](N)
4
5 val armData: Array[Int] = ... //Info soon!
6
7 setMem(data, array)
8
9 Acce1 {
10   ...
11 }
12
13 val outputData = getMem(data)
```

Copies data from FPGA DRAM
to ARM DRAM





ON-CHIP MEMORIES

Reg

```
1 val in  = ArgIn[Int]
2 val out = ArgOut[Int]
3 ...
4 Accel {
5   val reg = Reg[Int]
6
7 }
8
```

Creates a **Reg** which
holds a value of type **Int**





Reg Reset Value

```
1 val in  = ArgIn[Int]
2 val out = ArgOut[Int]
3 ...
4 Accel {
5   val reg = Reg[Int](0)
6
7 }
8
```

Sets the reset value of
this register to be 0


Note: Reset values are
currently restricted to constants



Reg Writing

```
1 val in  = ArgIn[Int]
2 val out = ArgOut[Int]
3 ...
4 Accel {
5   val reg = Reg[Int](0)
6   reg := in
7
8 }
```

Creates a write
to this register




Reg Reading

```
1 val in  = ArgIn[Int]
2 val out = ArgOut[Int]
3 ...
4 Accel {
5   val reg = Reg[Int](0)
6   reg := in
7   out := reg.value
8 }
```

Creates wires connected to the output of this register

Note: Register reads are normally implicit, but can be written explicitly




SRAM

```
1 val in  = ArgIn[Int]
2 val out = ArgOut[Int]
3 ...
4 Accel {
5   val sram = SRAM[Int](32, 32)
6
7
8 }
```

Creates an FPGA **SRAM** (aka buffer, BRAM) of size 32 x 32 with values of type **Int**

1 to 5 dimensions are currently supported






Note: SRAM is implemented on the DE1 SoC with FPGA M10Ks: **10Kb blocks with 40 bit ports**

SRAM

```
1 val in  = ArgIn[Int]
2 val out = ArgOut[Int]
3 ...
4 Accel {
5   val sram = SRAM[Int](in.value, in.value)
6   val sram = SRAM[Int](32, 32)
7
8
9 }
```


SRAM dimensions **must** be
statically known constants



SRAM Writes

```
1 val in  = ArgIn[Int]
2 val out = ArgOut[Int]
3 ...
4 Accel {
5   val sram = SRAM[Int](32, 32)
6   sram(0, 0) = in.value
7 }
8
```

Creates an SRAM write port with data *in.value*, address 0 which is enabled by *Accel*




SRAM Reads

```
1 val in  = ArgIn[Int]
2 val out = ArgOut[Int]
3 ...
4 Accel {
5   val sram = SRAM[Int](32, 32)
6   sram(0, 0) = in.value
7   out := sram(0,0)
8 }
```




Creates an SRAM read
port with address 0
which is enabled by *Accel*



SRAM: Interfacing with DRAM?

```
1 val in  = DRAM[Int](32)
2 val out = DRAM[Int](32)
3 ...
4 Accel {
5   val sram = SRAM[Int](16)
6
7   How can we copy data
8   to/from FPGA DRAM?
9 }
10
11
12
13
14
15
16
17
18
```

How can we copy data
to/from FPGA DRAM?




SRAM: Dense Loading from DRAM

```
1 val in  = DRAM[Int](32)
2 val out = DRAM[Int](32)
3 ...
4 Accel {
5   val sram = SRAM[Int](16)
6   sram load in(0::16)
7
8 }
```

Creates logic which loads data within *in*, address range **0 until 16** (exclusive), to *sram*


Note: The address range can be omitted if SRAM and DRAM are the same size



SRAM: Dense Storing to DRAM

```
1 val in  = DRAM[Int](32)
2 val out = DRAM[Int](32)
3 ...
4 Accel {
5   val sram = SRAM[Int](16)
6   sram load in(0::16)
7   out(0::16) store sram
8 }
```

Creates logic which stores contents of *sram* to *out*'s address range **0 until 16** (exclusive)




SRAM: Gather from DRAM

```
1 val data = DRAM[Int](32)
2 val addr = DRAM[Int](32)
3 val out  = DRAM[Int](32)
4 ...
5 Accel {
6   val a = SRAM[Int](16)
7   val b = SRAM[Int](16)
8   a load addr(0::16) // Addresses
9
10 }
```

Equivalent C:


```
for (i=0; i<16; i++) {
    b[i] = data[a[i]]
}
```



SRAM: Gather from DRAM

```
1 val data = DRAM[Int](32)
2 val addr = DRAM[Int](32)
3 val out = DRAM[Int](32)
4 ...
5 Accel {
6   val a = SRAM[Int](16)
7   val b = SRAM[Int](16)
8   a load addr(0::16) // Addresses
9   b gather data(a)
10 }
```

Creates logic which
gathers elements in *data*
at addresses in *a* into *b*




```
for (i=0; i<16; i++) {  
  b[i] = data[a[i]]  
}
```

SRAM: Gather from DRAM

```
1 val data = DRAM[Int](32)
2 val addr = DRAM[Int](32)
3 val out = DRAM[Int](32)
4 ...
5 Accel {
6   val a = SRAM[Int](16)
7   val b = SRAM[Int](16)
8   a load addr(0::16) // Addresses
9   b gather data(a, 10)
10 }
```

Uses the first 10
elements in a only




```
for (i=0; i<10; i++) {
  b[i] = data[a[i]]
}
```


SRAM: Scatter to DRAM

```
1 val data = DRAM[Int](32)
2 val addr = DRAM[Int](32)
3 val out = DRAM[Int](32)
4 ...
5 Accel {
6   val a = SRAM[Int](16)
7   val b = SRAM[Int](16)
8   a load addr(0::16) // Addresses
9 }
10 }
```

Equivalent C:


```
for (i=0; i<16; i++) {
    out[a[i]] = b[i]
}
```



SRAM: Scatter to DRAM

```
1 val data = DRAM[Int](32)
2 val addr = DRAM[Int](32)
3 val out = DRAM[Int](32)
4 ...
5 Accel {
6   val a = SRAM[Int](16)
7   val b = SRAM[Int](16)
8   a load addr(0::16) // Addresses
9   out(a) scatter b
10 }
```


Creates logic which
scatters elements in *b*
into *out* at addresses in *a*



```
for (i=0; i<16; i++) {  
  out[a[i]] = b[i]  
}
```

SRAM: Scatter to DRAM

```
1 val data = DRAM[Int](32)
2 val addr = DRAM[Int](32)
3 val out = DRAM[Int](32)
4 ...
5 Accel {
6   val a = SRAM[Int](16)
7   val b = SRAM[Int](16)
8   a load addr(0::16) // Addresses
9   out(a, 10) scatter b
10 }
```




```
for (i=0; i<10; i++) {
  out[a[i]] = b[i]
}
```

FIFO

```
1 val in  = ArgIn[Int]
2 val out = ArgOut[Int]
3 ...
4 Accel {
5   val fifo = FIFO[Int](16)
6
7 }
8
```

FIFO with depth 16

Note: Depth must
be statically known




FIFO: Enqueueing / Dequeueing

```
1 val in  = ArgIn[Int]
2 val out = ArgOut[Int]
3 ...
4 Accel {
5   val fifo = FIFO[Int](16)
6   a.enq(scalarIn)
7   scalarOut := a.deq()
8 }
```

FIFO enqueue port


FIFO dequeue port



FIFO: Enabled Enqueuing/Dequeuing

```
1 val in  = ArgIn[Int]
2 val en  = ArgIn[Bool]
3 val out = ArgOut[Int]
4 ...
5 Accel {
6   val fifo = FIFO[Int](16)
7   a.enq(scalarIn, en)
8   scalarOut := a.deq(en)
9 }
```

Can also set data-dependent
enables for enqueue/dequeue
e.g. for data filtering




FIFO: Transfers to/from DRAM

```
1 val data = DRAM[Int](32)
2 val out  = DRAM[Int](32)
3 ...
4 Accel {
5   val fifo = FIFO[Int](32)
6   fifo load data
7   out store fifo
8 }
```

Load from DRAM

Store to DRAM





LineBuffer

```
1 val scalarIn  = ArgIn[Int]
2 val scalarOut = ArgOut[Int]
3 ...
4 Accel {
5   val buffer = LineBuffer[Int](3, 1024)
6
7 }
8
```

LineBuffer with 3 rows,
each with 1024 columns

Note: Only 2-dimensional
buffers currently supported.
Dimensions must be
statically known




LineBuffer: Enqueueing / Reading

```
1 val in  = ArgIn[Int]
2 val out = ArgOut[Int]
3 ...
4 Accel {
5   val buffer = Li
6   buffer.enq(in)
7   out := buffer(0, 0)
8 }
```

Enqueue to **current row**

Addressed linebuffer read

Note: LineBuffer contains internal logic to increment **current row** based on the code structure*.




LineBuffer: Loading from DRAM

```
1 val data = DRAM[Int](100,1024)
2 val out  = DRAM[Int](32)
3 ...
4 Accel {
5   val buffer = LineBuffer[Int](3,1024)
6   buffer load data(0, 0::1024)
7 }
8
```

Load *data* row 0,
columns 0 until 1024 to
current row of buffer


Note: Storing to **DRAM**
from **LineBuffer** is
currently unsupported



RegFile

```
1 val in  = ArgIn[Int]
2 val out = ArgOut[Int]
3 ...
4 Accel {
5   val regs = RegFile[Int](16, 16)
6
7
8 }
```


Creates register file (addressable array of registers) of size 16 x 16 with values of type **Int**



Note: Register files can be expensive! Use small ones, and only sparingly.

RegFile Reading/Writing


```
1 val in  = ArgIn[Int]
2 val out = ArgOut[Int]
3 ...
4 Accel {
5   val regs = RegFile[Int](16, 16)
6   regs(0, 0) = in.value
7   out := regs(0, 0)
8 }
```



RegFile Shifting

```
1 val in  = ArgIn[Int]
2 val out = ArgOut[Int]
3 ...
4 Accel {
5   val regs = RegFile[Int](16, 16)
6   regs(0, *) <<= in.value
7 }
8
```


Shifts the given value into column 0 of the $i = 0^{th}$ row of *regs*.
All other elements in this row move one column over



RegFile Shifting

```
1 val in  = ArgIn[Int]
2 val out = ArgOut[Int]
3 ...
4 Accel {
5   val regs = RegFile[Int](16, 16)
6   regs(*, 0) <<= in.value
7 }
8
```

Shifts the given value into row 0 of the $i = 0^{th}$ column of *regs*.
All other elements in this column move up by one position



A Note About Ports

- Spatial compiler makes best effort to minimize amount of resources needed to implement memory
- However, writing and reading from the same memory many times can be expensive!
- Be aware of how many times you read/write a given memory, and try to minimize the number of concurrent reads

CONTROLLERS

Accel

```
1 Accel {
```

```
2   ...
```


```
3 }  
4 }  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18
```

Receives **start** from ARM
Executes stages sequentially
Sends **done** to ARM

A **stage** is either:

- one primitive operation
- one controller

Note: May not be nested
in any other controller




Sequential

```
1  Accel {  
2    ...  
3    Sequential {  
4      ...  
5      

Executes stages sequentially

  
6    }  
7    ...  
8  }
```



Parallel

```
1 Accel {
```

```
2   ...
```

```
3   Parallel {
```

```
4     ...
```


Executes stages in parallel
Completes when all stages finish

```
5   }
```

```
6   ...
```


```
7 }
```

Note: Spatial will soon infer control structures for parallel execution automatically
But for now, use **Parallel** when you want to guarantee parallel execution



Parallel: Example

```
1 val dataA = DRAM[Int](1024)
2 val dataB = DRAM[Int](1024)
3
4 Accel {
5   val a = SRAM[Int](16)
6   val b = SRAM[Int](16)
7   Parallel {
8     a load dataA(0::16)
9     b load dataB(0::16)
10  }
11  ...
12 }
```




Foreach

```
1 val D = ArgIn[Int]
2 Accel {
3   Foreach(0 until D) {i =>
4     ...
5   }
6 }
7 ...
8 }
9
10
11
12
13
14
15
16
17
18
```

Loop iterator

Executes each stage in a pipelined fashion, repeating for D iterations

Spatial handles memory buffering and stall signals!




Foreach: Parallelization

```
1 val D = ArgIn[Int]
2 Accel {
3   Foreach(0 until D par 2) {i =>
4     ...
5   }
6   ...
7 }
8
```

Parallelizes the pipeline by duplicating the body


Spatial also handles memory banking for you!



Foreach: Example

```
1 val data = DRAM[Int](32)
2 Accel {
3   val input  = SRAM[Int](32)
4   val output = SRAM[Int](32)
5   input load data
6   Foreach(0 until 32 par 16) {i =>
7     output(i) = input(i) * 2
8   }
9   data store output
10 }
```


Multiply every element by 2, store back to DRAM



Foreach: Illegal Parallelization Cases

```
1 val D = ArgIn[Int]
2 Accel {
3   val reg = Reg[Int](0)
4   Foreach(0 until D par 2) {i =>
5     reg := reg + 1
6   }
7   ...
8 }
```

It's **unsafe** to parallelize pipelines with loop-carry dependencies!



Reduce

Zero value OR
accumulator

Loop iterator


```
...  
4 Reduce(acc)(0 until D){i =>
```

Value function (aka map)

```
7 {(a,b) => reduce(a,b) }  
8  
9 ...  
10 }
```

Executes each stage in a
pipelined fashion, repeating for
 N iterations.

Reduces the result of the value
function into an accumulator




Reduce: Parallelization

```
1 val D = ArgIn[Int]
2 Accel {
3   ...
4   Reduce(acc)(0 until D par 2){i =>
5     valueFunction(i)
6   }{(a,b) => reduce(a,b) }
7   ...
8 }
```

Parallelize!

Value function is
parallelized like Foreach
Reduction is parallelized
using a tree




Reduce: Example

```
1 val D = ArgIn[Int]
2 val out = ArgOut[Int]
3 Accel {
4   val acc = Reg[Int](0)
5   Reduce(acc)(0 until D par 16){i =>
6     i
7   }{(a,b) => a + b }
8   out := acc
9 }
```

Sum the values 0 until D,
adding 16 values in parallel

accum contains the sum
after the controller ends



MemReduce


```
1 val D = ArgIn[Int]
2 Accel {
3   val accum = SRAM[Int](B)
4   MemReduce(accum)(0 until D){i =>
5     val values = SRAM[Int](B)
6     Value function (aka map)
7     values
8     }{(a,b) => reduce(a,b) }
```

Loop iterator

Value function (aka map)

reduce(a,b)

Executes each stage in a pipelined fashion, repeating for N iterations.
Value function populates an **SRAM**
Reduce says how to combine an element from *value* into *accum*




MemReduce: Parallelization

Parallelize!

Parallelize!

```
1 val D = Arg
2 Accel {
3   val accum = SRAM[Int](B)
4   MemReduce(accum par 2)(0 until D par 2){i =>
5     val values = SRAM[Int](B)
6     valueFunction(values, i)
7     values
8   }{(a,b) => reduce(a,b) }
9   ...
10 }
```

Can parallelize production of values
AND reduction of values




MemReduce: Example

```
1 val data = DRAM[Int](D)
2 val out  = DRAM[Int](16)
3 Accel {
4   val accum = SRAM[Int](16)
5   MemReduce(accum par 2)(D by 16 par 2){i =>
6     val values = SRAM[Int](16)
7     values load data(i::i+16)
8     values
9   }{(a,b) => a + b }
10
11   out store accum
12 }
```

0 until D, strided by 16

Chunks up *data* into 16 element blocks and combines the blocks using element-wise addition




FSM (State Machine)

Type of state
(any bit-based type will work)

```
1 Acce1 {  
2 ...  
3 FSM[T]{state => notDone(state) }{state =>  
4  
5     action(state)  
6  
7     }{state => nextState(state) }  
8 ...  
9 }
```


Checks the **notDone** condition
If notDone:
Executes **action** states sequentially
Executes the **nextState** logic
Repeat



FSM (State Machine)

```
1 Acce1 {  
2   ...  
3   FSM(init){state => notDone(state) }{state =>  
4     action(state)  
5   }{state => nextState(state) }  
6   ...  
7 }  
8  
9
```

Can also give an explicit initial state
(Otherwise initial state is zero)



Controller Tags

```
1 Accel {  
2   ...  
3   Sequential.Foreach(0 until D){i =>  
4     ...  
5   }  
6  
7   Sequential.Reduce(0)(0 until D){i =>  
8     ...  
9   }
```

Sequential can be added as a tag on looping controllers to change execution of stages from pipelined to purely sequential




Spatial Tutorial

Part 3: Streaming and Debugging

Control Schemes: Sequential Execution

Communication across stages is in terms of **blocks** of elements




■ Sequential

- Parent enables Stage 0 when enabled, as long as counter $< D$
- Stage K is enabled when Stage $K-1$ completes ($K > 0$)

Control Schemes: Pipelined Execution


Communication across stages is in terms of **blocks** of elements



■ Pipelined

- Parent enables Stage 0 TWICE when enabled, as long as counter $< D$
- Stage K is enabled when Stage $K-1$ completes ($K > 0$)

Previously on *Spatial*...




STREAMING

StreamIn

```
1 @struct class RGB(  
2   r: UInt8,  
3   g: UInt8,  
4   b: UInt8  
5 )  
6  
7 val input = StreamIn[RGB](VideoCamera)
```

Predefined bus (24 bits)

Defines an input connection to the **VideoCamera** peripheral. Each incoming element will have type **RGB**




Bit length should match between **StreamIn**'s type and bus

StreamOut

```
1 @struct class BGR(  
2   b: UInt5,  
3   g: UInt6,  
4   r: UInt5  
5 )  
6  
7 val output = StreamOut[BGR](VGA)  
8  
9 Acce1 {  
10   ...  
11 }
```


Defines an **output**
connection to the
VGA peripheral



Connecting to StreamIn

```
1 val input = StreamIn[RGB](VideoCamera)
2
3 val output = StreamOut[BGR](VGA)
4
5 Accel {
6   val element = input.value
7 }
8
9
10
11
12
13
14
15
16
17
18
```


Creates a reference to
the wires corresponding
to this stream



Connecting to StreamOut

```
1 val input = StreamIn[RGB](VideoCamera)
2
3 val output = StreamOut[BGR](VGA)
4
5 Accel {
6   val element = input.value
7   output := BGR(32, 64, 32)
8 }
```

Sets the given wires as a driver for the **StreamOut**




Problem?


```
1 val input = StreamIn[RGB](VideoCamera)
2
3 val output = StreamOut[BGR](VGA)
4
5 Accel {
6   val element = input.value
7   output := BGR(32, 64, 32)
8 }
```

Only runs for one “iteration”!

Why won't this do
what we want?



Control Schemes: Streaming Execution




■ Streaming

- Control is **data driven**
- Stage 0 is enabled by the parent as long as counter $< D$
- Stage K is enabled when data is available ($K > 0$)

Control Schemes: Streaming Forever

Communication across stages is in terms of **single** elements




■ Streaming

- Control is **data driven**
- Stage 0 is **initially** enabled by the parent
- Stage K is enabled when data is available

Accel(*)


```
1 Accel(*) {  
2   ...  
3  
4 }
```

Receives **start** from ARM
Executes stages in streaming mode
~~Sends **done** to ARM~~
RUNS FOREVER



Solution!

```
1 val input = StreamIn[RGB](VideoCamera)
2
3 val output = StreamOut[BGR](VGA)
4
5 Accel(*) {
6   val element = input.value
7   output := BGR(32, 64, 32)
8 }
```




Stream(*)

```
1 Acce1 {  
2   ...  
3   Stream(*) { i =>  
4     ...  
5   }  
6 }  
7 ...  
8 }  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18
```

Executes stages in streaming fashion, runs forever

i is technically a counter, but no guarantees about its value



Notes on Streaming / Forever Loops

```
1 val output = StreamOut[BGR](VGA)
2
3 Accel {
4   val fifo = FIFO[Int](64)
5
6   Stream(*) { _ =>
7     fifo.enq(32)
8   }
9
10  Stream(*) { _ =>
11    output := fifo.deq()
12  }
13 }
```

Problem?

Controller Tags: Sequential

```
1 Accel {  
2   ...  
3   Sequential.Foreach(0 until D){i =>  
4     ...  
5   }  
6  
7   Sequential.Reduce(0)(0 until D){i =>  
8     ...  
9   }{ ... }
```

Sequential can be added as a tag on looping controllers to change execution of stages from pipelined to purely sequential

Controller Tags: Stream

```
1 Accel {  
2   ...  
3   Stream.Foreach(0 until D){i =>  
4     ...  
5   }  
6  
7   Stream.Reduce(0)(0 until D){i =>  
8     ...  
9   }{ ... }
```

Stream can be added as a tag on looping controllers to change execution of stages from pipelined to streaming

Note: This only makes sense if all communication is via FIFOs

Controller Tags: Foreach Shorthand


```
1 Accel {  
2   ...  
3   Sequential(0 until D){i =>  
4     ...  
5   }  
6  
7   Stream(0 until D){i =>  
8     ...  
9   }  
10  
11  ...  
12 }
```

Same as
`Sequential.Foreach(0 until D)`

Same as
`Stream.Foreach(0 until D)`


ARM <-> FPGA: Fine Grained Signaling

ArgIn and **ArgOut** are used for FPGA initialization and returning scalar results



ARM <-> FPGA: Fine Grained Signaling

What to use for interaction between
FPGA and host during non-blocking call?



HostIO


```
1 val signal = HostIO[Int]
```

```
2  
3 Acce1 {
```

```
4 ...
```

```
5 }
```

Defines a memory mapped register which the ARM can **write or read during** FPGA execution




Reading from HostIO (on FPGA)

```
1 val signal = HostIO[Int]
2
3 Accel {
4   val element = signal.value
5
6 }
```



Creates wires connected to
this memory mapped register




Writing to HostIO (on FPGA)

```
1 val signal = HostIO[Int]
2
3 Accel {
4   signal := 0.to[Int]
5
6 }
```



Creates a write to this
memory mapped register



Generally, it's good practice to
use each **HostIO** for only one
direction of communication

HOST CODE INTERFACE

Host Code (C++) Interface

- Spatial programs begin execution on host
 - Need a way to communicate with FPGA
- What kind of communication?
 - Initialize and configure the FPGA with bitstream
 - Read and write registers
 - Allocate FPGA DRAM
 - Move data between host and FPGA DRAM

FringeContext: C++ Execution Context

- FPGA exposed to host via **FringeContext**
 - To interact with FPGA, create a FringeContext object
- **FringeContext** implements necessary APIs
 - load(), malloc(), memcpy(), setArg(), getArg()..
 - Use same APIs for both simulation and on the board!

FringeContext: Example

```
1  int main(int argc, char **argv) {
2      FringeContext *c1 = new FringeContext("accel.bit");
3
4      c1->load();
5
6      int host_N = 10;
7      int host_out = 0;
8      int host_data = c1->malloc(sizeof(int) * host_N);
9
10     c1->setArg(0, host_N);
11     c1->setArg(1, host_data);
12
13     c1->run();
14
15     printf("out = %d\n", c1->getArg(0));
16     return 0;
17 }
18
```

```
1  val N      = ArgIn[Int]
2  val data   = DRAM[Int](N)
3  val out    = ArgOut[Int]
4
5  Accel {
6      val B = 32
7      out := Reduce(0)(N by B){i =>
8          val block = SRAM[Int](B)
9
10         block load data(0::32)
11
12         Reduce(0)(N by B){i =>
13             block(i)
14             }{(a,b) => a + b }
15         }{(a,b) => a + b }
16     }
17
```

FringeContext: Example

```
1 int main(int argc, char **argv) {
2     FringeContext *c1 = new FringeContext("accel.bit");
3
4     c1->load();
5
6     int
7     int
8     int
9
10    c1->setArg(0, host_N);
11    c1->setArg(1, host_data);
12
13    c1->run();
14
15    printf("out = %d\n", c1->getArg(0));
16    return 0;
17 }
18
```

Create a new **FringeContext** with "path to bitstream"

```
1 val N      = ArgIn[Int]
2 val data   = DRAM[Int](N)
3 val out    = ArgOut[Int]
4
5 Accel {
6     val B = 32
7     out := Reduce(0)(N by B){i =>
8         val block = SRAM[Int](B)
9
10        block load data(0::32)
11
12        Reduce(0)(N by B){i =>
13            block(i)
14            }{(a,b) => a + b }
15        }{(a,b) => a + b }
16    }
17
```

FringeContext: Example

```
1 int main(int argc, char **argv) {
2     FringeContext *c1 = new FringeContext("accel.bit");
3
4     c1->load();
5
6     int host_N = 10;
7     int host_out = 0;
8     int host_data = c1-
9
10    c1->setArg(0, host_N);
11    c1->setArg(1, host_data);
12
13    c1->run();
14
15    printf("out = %d\n", c1->getArg(0));
16    return 0;
17 }
18
```

Reset and program
the FPGA by loading
the bitstream

```
1 val N      = ArgIn[Int]
2 val data   = DRAM[Int](N)
3 val out    = ArgOut[Int]
4
5 Accel {
6     val B = 32
7     out := Reduce(0)(N by B){i =>
8         val block = SRAM[Int](B)
9
10        block load data(0::32)
11
12        Reduce(0)(N by B){i =>
13            block(i)
14            }{(a,b) => a + b }
15        }{(a,b) => a + b }
16    }
17
```

FringeContext: Example

```
1 int main(int argc, char **argv) {
2     FringeContext *c1 = new FringeContext("accel.bit");
3
4     c1->load();
5
6     int host_N = 10;
7     int host_out = 0;
8     int host_data = c1->malloc(sizeof(int) * host_N);
9
10
11
12
13
14
15     printf("out = %d\n", c1->getArg(0));
16     return 0;
17 }
18
```

Create host params to be passed to FPGA

```
1 val N      = ArgIn[Int]
2 val data   = DRAM[Int](N)
3 val out    = ArgOut[Int]
4
5 Accel {
6     val B = 32
7     out := Reduce(0)(N by B){i =>
8         val block = SRAM[Int](B)
9
10        block load data(0::32)
11
12        Reduce(0)(N by B){i =>
13            block(i)
14            }{(a,b) => a + b }
15        }{(a,b) => a + b }
16    }
17
```


FringeContext: Example

```
1 int main(int argc, char **argv) {
2   FringeContext *c1 = new FringeContext("accel.bit");
3
4   c1->load();
5
6   int host_N = 10;
7   int host_out = 0;
8   int host_data = c1->malloc(sizeof(int) * host_N);
9
10  c1->setArg(0, host_N);
11  c1->setArg(1, host_data);
12
13
14
15  c1->getArg(0));
16
17 }
18
```

Set Args,
which includes
pointers to
DRAMs

```
1 val N      = ArgIn[Int]
2 val data   = DRAM[Int](N)
3 val out    = ArgOut[Int]
4
5 Accel {
6   val B = 32
7   out := Reduce(0)(N by B){i =>
8     val block = SRAM[Int](B)
9
10    block load data(0::32)
11
12    Reduce(0)(N by B){i =>
13      block(i)
14      }{(a,b) => a + b }
15    }{(a,b) => a + b }
16  }
17
```

FringeContext: Example

```
1 int main(int argc, char **argv) {
2   FringeContext *c1 = new FringeContext("accel.bit");
3
4   c1->load();
5
6   int host_N = 10;
7   int host_out = 0;
8   int host_data = c1->malloc(sizeof(int) * host_N);
9
10  c1->setArg(0, host_data);
11  c1->setArg(1, host_out);
12
13  c1->run();
14
15  printf("out = %d\n", host_out);
16  return 0;
17 }
18
```

Start **Accel**
block on FPGA
(code on right)
with the given
FringeParams

```
1 val N      = ArgIn[Int]
2 val data   = DRAM[Int](N)
3 val out    = ArgOut[Int]
4
5 Accel {
6   val B = 32
7   out := Reduce(0)(N by B){i =>
8     val block = SRAM[Int](B)
9
10    block load data(0::32)
11
12    Reduce(0)(N by B){i =>
13      block(i)
14      }{(a,b) => a + b }
15    }{(a,b) => a + b }
16  }
17
```

FringeContext: Example

```
1 int main(int argc, char **argv) {
2   FringeContext *c1 = new FringeContext("accel.bit");
3
4   c1->load();
5
6   int host_N = 10;
7   int host_out = 0;
8   int host_data = c1->malloc(sizeof(int) * host_N);
9
10  c1->setArg(0, host_N);
11  c1->setArg(1, host_data);
12
13  c1->run();
14
15  printf("out = %d\n", c1->getArg(0));
16  return 0;
17 }
18
```

Print results

```
1 val N      = ArgIn[Int]
2 val data   = DRAM[Int](N)
3 val out    = ArgOut[Int]
4
5 Accel {
6   val B = 32
7   out := Reduce(0)(N by B){i =>
8     val block = SRAM[Int](B)
9
10    block load data(0::32)
11
12    Reduce(0)(N by B){i =>
13      block(i)
14      }{(a,b) => a + b }
15    }{(a,b) => a + b }
16 }
17
```

FringeContext: Example

```
1 int main(int argc, char **argv) {
2     FringeContext *c1 = new FringeContext("accel.bit");
3
4     c1->load();
5
6     int host_N = 10;
7     int host_out = 0;
8     int host_data = c1->malloc(sizeof(int) * host_N);
9
10    c1->setArg(0, host_N);
11    c1->setArg(1, host_data);
12
13    c1->run();
14
15    printf("out = %d\n", c1->getArg(0));
16    return 0;
17 }
18
```

```
1 val N      = ArgIn[Int]
2 val data   = DRAM[Int](N)
3 val out    = ArgOut[Int]
4
5 Accel {
6     val B = 32
7     out := Reduce(0)(N by B){i =>
8         val block = SRAM[Int](B)
9
10        block load data(0::32)
11
12        Reduce(0)(N by B){i =>
13            block(i)
14            }{(a,b) => a + b }
15        }{(a,b) => a + b }
16    }
17
```

DEBUGGING

Execution Modes: Functional Simulation

- Functional Simulation
 - Generates Scala code
 - NOT cycle accurate
 - Simulates sequential behavior of program
 - Executes on CPU only
 - `print/println` are fully supported

Buggy Spatial Program

```
1 val N      = ArgIn[Int]
2 val data = DRAM[Int](N)
3 val out    = ArgOut[Int]
4
5 Accel {
6   val B = 8
7   out := Reduce(0)(N by B){i =>
8     val block = SRAM[Int](B)
9
10    block load data(0::B)
11
12    Reduce(0)(N by B){i =>
13      block(i)
14      }(a,b) => a + b }
15  }(a,b) => a + b }
16 }
17
18
```

Buggy Spatial Program: Debugging

```
1 val N      = ArgIn[Int]
2 val data = DRAM[Int](N)
3 val out    = ArgOut[Int]
4
5 Accel {
6   val B = 8
7   out := Reduce(0)(N by B){i =>
8     val block = SRAM[Int](B)
9     block load data(0::32)
10    print("[i = " + i + "] ")
11    Foreach(B by 1){i => print(block(i) + " ") }
12    println("")
13
14    Reduce(0)(N by B){i =>
15      block(i)
16      }{(a,b) => a + b }
17    }{(a,b) => a + b }
18 }
```

Printing works like any other primitive operation in functional simulation

Functional Simulation Running

```
$ bin/spatial --sim MyApp
$ ./MyApp.sim
$
$ [i = 0] 0 1 2 3 4 5 6 7
$ [i = 1] 0 1 2 3 4 5 6 7
$ [i = 2] 0 1 2 3 4 5 6 7
$ [i = 3] 0 1 2 3 4 5 6 7
...
```

Fixed Spatial Program

```
1 val N      = ArgIn[Int]
2 val data = DRAM[Int](N)
3 val out    = ArgOut[Int]
4
5 Accel {
6   val B = 32
7   out := Reduce(0)(N by B){i =>
8     val block = SRAM[Int](B)
9
10    block load data(i::i+B)
11
12    Reduce(0)(N by B){i =>
13      block(i)
14      }(a,b) => a + b }
15    }(a,b) => a + b }
16 }
17
18
```

Execution Modes: Simulation with VCS

■ Simulation with VCS

- Spatial → Chisel/C++ → Verilog/C++
- Cycle accurate with DRAM memory models
- “Developer mode” with all control + data signals
- “Named mode” where only named vals are shown
- (print/println aren't yet supported)

Buggy Spatial Program

```
1 val N      = ArgIn[Int]
2 val data = DRAM[Int](N)
3 val out    = ArgOut[Int]
4
5 Accel {
6   val accum = Reg[Int](0)
7   Foreach(0)(N by B){i =>
8     val block = SRAM[Int](B)
9     block load data(i::i+B)
10    Foreach(B by 1 par 16){i =>
11      accum := accum + block(i)
12    }
13  }
14  out := accum
15 }
```

Buggy Spatial Program

```
1 val N      = ArgIn[Int]
2 val data = DRAM[Int](N)
3 val out    = ArgOut[Int]
4
5 Accel {
6   val accum = Reg[Int](0)
7   Foreach(0)(N by B){i =>
8     val block = SRAM[Int](B)
9     block load data(i::i+B)
10    Foreach(B by 1 par 16){i =>
11      val update = accum + block(i)
12      accum := update
13    }
14  }
15  out := accum
16 }
17
18
```

Give signal of
interest a name

Functional Simulation Running

```
$ bin/spatial --synth MyApp  
$ ./MyApp.vcs  
$
```

Makes the VCS project
Runs VCS cycle-accurate simulation
Starts GtkWave (waveform viewer)

Note: Requires VCS and GtkWave!

Fixed Spatial Program

```
1 val N      = ArgIn[Int]
2 val data = DRAM[Int](N)
3 val out   = ArgOut[Int]
4
5 Accel {
6   val accum = Reg[Int](0)
7   Foreach(0)(N by B){i =>
8     val block = SRAM[Int](B)
9     block load data(i::i+B)
10    Foreach(B by 1 par 16){i =>
11      val update = accum + block(i)
12      accum := update
13    }
14  }
15  out := accum
16 }
17
18
```

Performance Debugging

- See <http://spatial-lang.readthedocs.io/en/latest/tutorial/geom.html> for information about how to debug performance

Deploy to Various Targets

- Currently supported FPGA targets:
 - Amazon AWS F1 -