



Spatial Tutorial

Part 1: Introduction to Spatial

Spatial Resources

- Language documentation and tutorials:
spatial.stanford.edu
- Spatial Google Group:
groups.google.com/forum/#!forum/spatial-lang-users
- Spatial Github Repo:
github.com/stanford-ppl/spatial-lang


INTRODUCTION

Hardware Accelerator Design

- Hardware accelerators?
- What is involved in designing one?

Simple Example: ARM (CPU Host)


- Add '4' to an input integer



```
int main(int argc, char **argv) {  
    int in = atoi(argv[1]);  
    int out = in + 4;  
    printf("Output: %d\n", out);  
    return 0;  
}
```

Simple Example: ARM A9 (Host)


- Add '4' to an input integer



```
int main(int argc, char **argv) {  
    int in = atoi(argv[1]);  
    int out = in + 4;  
    printf("Output: %d\n", out);  
    return 0;  
}
```

Simple Example: ARM + FPGA

■ Perform addition on FPGA



```
// Host Code: C
```


```
??
```

```
// FPGA Code: Verilog
```

```
??
```

Simple Example: ARM + FPGA


■ Add '4' to an input integer



```
// FPGA Code: Verilog
// 1. Write addition module
module add4(
    input wire[31:0] in,
    output wire[31:0] out
);
    assign out = in + 31'h4;
endmodule
```


Simple Example: ARM + FPGA


■ Add '4' to an input integer



```
// FPGA Code: Verilog
// 1. Write addition module
// 2. Create registers
regFile #(2) rf(...)
```

Simple Example: ARM + FPGA


■ Add '4' to an input integer



```
// FPGA Code: Verilog
// 1. Write addition module
// 2. Create registers
// 3. Connect to host bus
```

Simple Example: ARM + FPGA

■ Add '4' to an input integer



```
// FPGA Code: Verilog
// 1. Write addition module
// 2. Create registers
// 3. Connect to host bus
```


```
// Host Code: C
int main(int argc, char **argv)
{
    int in = atoi(argv[1]);
    int out = 0;

    // ???

    printf("Output: %d\n", out);
    return 0;
}
```

Simple Example: ARM + FPGA

■ Add '4' to an input integer




```
// FPGA Code: Verilog
// 1. Write addition module
// 2. Create registers
// 3. Connect to host bus
```

```
// Host Code: C
```

```
int main(int argc, char **argv)
{
    int in = atoi(argv[1]);
    int out = 0;
    // Set up MMIO for r0, r1
    // Configure FPGA bitstream
    // Write 'in' to r1
    // Write '1' to command reg
    // Wait until FPGA status=1
    // Read r0 to 'out'
    printf("Output: %d\n", out);
    return 0;
}
```

Simple Example: ARM + FPGA

■ Add '4' to an input integer



```
// FPGA Code: Verilog
// 1. Write addition module
// 2. Create registers
// 3. Connect to host bus
```

```
// Host Code: C
```

```
int main(int argc, char **argv)
{
    int in = atoi(argv[1]);
    int out = 0;
    init_fpga();
    config_fpga("add4.bin")
    write_to_fpga(1, in);
    run_fpga();
    read_from_fpga(0, &out);
    printf("Output: %d\n", out);
    return 0;
}
```


Simple Example: In a Nutshell

- Program starts on host, offloaded to accelerator
 - Interaction with host and peripherals
- Hardware data and control path design
 - Take advantage of parallelism and locality
 - Hierarchical Pipelining, on-chip memory banking, double buffering...
- Verification
- Requires understanding hw-sw interaction

Simple Example: Excluded details


- How to test/verify code?
 - Logic synthesis takes minutes/hours to run, impractical for iterative code-run-debug cycles
 - How to write simulation testbenches?
- Low-level details
 - Instantiating reset controllers and other supporting IP
 - Implementing software APIs

Reality Is More Complicated



Reality Is More Complicated


■ Hardware Video decoder + UDP ?



Introducing Spatial

- Programming language to simplify accelerator design
 - Simple APIs to manage Host <-> FPGA communication
 - Peripherals exposed as streams i.e.: data, ready, valid
 - In-built constructs to express parallel datapaths, on-chip memories etc
 - Automatic functional and cycle-accurate simulation
- Focus on “interesting stuff” aka accelerator datapath and control design

Spatial Model



SPATIAL PROGRAMMING BASICS

Spatial App Template

```
1 import spatial._
2 import org.virtualized._
3
4 object AppName extends SpatialApp {
5
6   @virtualize
7   def main(): Unit = {
8
9     ARM Host Code (setup)
10
11     Accel {
12       FPGA Code
13     }
14
15     ARM Host Code (teardown)
16   }
17 }
18
```

Spatial App Template

```
1 import spatial._
2 import org.virtualized._
3
4 object AppName extends SpatialApp {
5
6   @virtualize
7   def main(): Unit = {
8
9     - Define FPGA peripherals
10    - Send data from ARM to FPGA
11
12    Accel {
13      - Define FPGA operations
14    }
15    - Get data from the FPGA
16  }
17 }
18
```

Hello Spatial!

```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5
6   @virtualize
7   def main(): Unit = {
8     val input = args(0).to[Int]
9     val in  = ArgIn[Int]
10    val out = ArgOut[Int]
11    setArg(in, input)
12    Accel {
13      out := in + 4
14    }
15    println("Output: " + getArg(out))
16  }
17 }
18
```

Spatial is Embedded in Scala

```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5
6   @virtualize
7   def main(): Unit = {
8     val input = args(0).to[Int]
9     val in = ArgIn[Int]
10    val out = ArgOut[Int]
11    setArg(in, input)
12    Accel {
13      out := in + 4
14    }
15    println("Output: " + getArg(out))
16  }
17 }
18
```

Spatial can be thought
of as a **Scala** library

Spatial is Embedded in Scala

```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5
6   @virtualize
7   def main(): Unit = {
8     val input = args(0).to[Int]
9     val in = ArgIn[Int]
10    val out = ArgOut[Int]
11    setArg(in, input)
12    Accel {
13      out := in + 4
14    }
15    println("Output: " + getArg(out))
16  }
17 }
18
```

Semicolons are optional

Import Statements

```
1 import spatial._  
2 import org.virtualized._  
3
```

```
4 object HelloWorld extends SpatialApp {  
5
```

Same in every Spatial program
(Similar idea to **#include** in C,
Identical to **import** in Java, Python)

```
10   val out = ArgOut[In]  
11   setArg(in, input)  
12   Accel {  
13     out := in + 4  
14   }  
15   println("Output: " + getArg(out))  
16 }  
17 }  
18
```

Import Statements

```
1 import spatial._
```

Spatial-specific classes
(primarily **SpatialApp**)

```
2 import org.virtualized._
```

Useful macros for nicer
syntax (more later)

```
3 object HelloSpatial extends SpatialApp {  
4  
5   @virtualize  
6   def main(): Unit = {  
7     val input = args(0).to[Int]  
8
```

Application Object Declaration

```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5
6   @virtualize
7   def main(): Unit = {
```

Spatial applications are always **objects**

```
10     val out = ArgOut[Int]
11     setArg(in, input)
12     Accel {
13       out := in + 4
14     }
15     println("Output: " + getArg(out))
16   }
17 }
18
```

Application Object Declaration

```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5
6   @virtualize
7   def main(): Unit = {
8
9     // ...
10    val out = ArgOut[Int]
11    setArg(in, input)
12    Accel {
13      out := in + 4
14    }
15    println("Output: " + getArg(out))
16  }
17 }
18
```

Name of application

All Spatial applications inherit from ("extends") **SpatialApp**

“@virtualize” Annotation

All functions in Spatial should have this annotation
(Allows overloading Scala constructs like if-then-else)

```
1 import spatial.  
5  
6 @virtualize  
7 def main(): Unit = {  
8     val input = args(0).to[Int]  
9     val in  = ArgIn[Int]  
10    val out = ArgOut[Int]  
11    setArg(in, input)  
12    Accel {  
13        out := in + 4  
14    }  
15    println("Output: " + getArg(out))  
16 }  
17 }  
18
```

Spatial's Entry Function: "main()"

```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5
6   @virtualize
7   def main(): Unit = {
8     val input = args(0).toInt
9     val in = ArgIn[Int]
10    val out = ArgOut[Int]
11    setArg(in, input)
12    Accel {
13      out := in + 4
14    }
15    println("Output: " + getArg(out))
16  }
17 }
18
```

Spatial's entry function

Spatial's Entry Function: "main()"

```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5
6   @virtualize
7   def main(): Unit = {
8     val input = args(0).to[Int]
9     val in = Arg1[Int]
10    = Arg0
11    n, inp
12    out = in + 4
13  }
14
15  println("Output: " + getArg(out))
16 }
17 }
18
```

Starts a function
declaration

Function return type
(Unit: same as void)

Val Definitions

Declares an **immutable** value named “input” (value can’t be modified later)

```
1 import spatial
2
3
4
5
6 @virtualize
7 def main(): Unit = {
8     val input = args(0).to[Int]
9     val in  = ArgIn[Int]
10    val out = ArgOut[Int]
11    setArg(in, input)
12    Accel {
13        out := in + 4
14    }
15    println("Output: " + getArg(out))
16 }
17 }
18
```


Val Definitions

Value types are optional in Scala.

```
1 import spatial._
2 import org.virtualized._
3
4
5
6 @virtualize
7 def main(): Unit = {
8     val input: Int = args(0).to[Int]
9     val in = ArgIn[Int]
10    val out = ArgOut[Int]
11    setArg(in, input)
12    Accel {
13        out := in + 4
14    }
15    println("Output: " + getArg(out))
16 }
17 }
18 }
```

Val Definitions

Scala is statically typed (like C, Java)
Without the “: **Int**”, the type of this value is **inferred** by the compiler.




```
5  
6 @virtualize  
7 def main(): Unit = {  
8   val input = args(0).to[Int]  
9   val in = ArgIn[Int]  
10  val out = ArgOut[Int]  
11  setArg(in, input)  
12  Accel {  
13    out := in + 4  
14  }  
15  println("Output: " + getArg(out))  
16 }  
17 }  
18 }
```

Method Calls

Round brackets () for value parameters
Square brackets [] are for **type** parameters


```
1 import spatial._  
  
6 @virtualize  
7 def main(): Unit = {  
8     val input = args(0).to[Int]  
9     val in = ArgIn[Int]  
10    val out = ArgOut[Int]  
11    setArg(in, input)  
12    Accel {  
13        out := in + 4  
14    }  
15    println("Output: " + getArg(out))  
16 }  
17 }  
18 }
```



Spatial Command-Line Arguments

Spatial app's command-line arguments

Conversion from **String** to **Int**




```
int main(int argc, char **argv) {  
    int in = atoi(argv[1]);  
  
    printf("Output: %d\n", out);  
    return 0;  
}
```

Input Arguments (ArgIn)

Creates a new register to capture a scalar argument *from* the ARM


```
1 import spatial._
2 import org.virtualized._
3
4
5
6
7 def main(): Unit = {
8   val input = args(0).to[Int]
9   val in = ArgIn[Int]
10  val out = ArgOut[Int]
11  setArg(in, input)
12  Accel {
13    out := in + 4
14  }
15  println("Output: " + getArg(out))
16 }
17 }
18 }
```



Output Arguments (ArgOut)

```
1 import spatial._
2 import org.virtualized._
3
4
5
6
7
8 val input = args(0).to[Int]
9 val in = ArgIn[Int]
10 val out = ArgOut[Int]
11 setArg(in, input)
12 Accel {
13   out := in + 4
14 }
15 println("Output: " + getArg(out))
16 }
17 }
18 }
```


Creates a new scalar argument *to* the ARM *from* the FPGA



Scalar Transfers (ARM → FPGA)

```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5
6   @virtualize
7   def main(): Unit = {
8     val input = args(0).to[Int]
9     val in = ArgIn[Int]
10    val out = ArgOut[Int]
11    setArg(in, input)
12    Accel {
13
14
15
16
17 }
18
```

Tells the host ARM to write **input** to scalar argument **in** on the FPGA




Accel Block

```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5
6   @virtualize
```


Defines an FPGA computation scope.
Everything in here goes on the FPGA

```
10   val out = ArgOut[Int]
11   setArg(in, input)
12   Accel {
13     out := in + 4
14   }
15   println("Output: " + getArg(out))
16 }
17 }
18 }
```



Accel Block

```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5
6   The types of operations that can
7   be done in this scope are limited
8   to synthesizable Spatial
9
10  setArg(in := input)
11  Accel {
12    out := in + 4
13  }
14  println("Output: " + getArg(out))
15 }
16
17 }
18
```



Accel Block


```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5
```

Accel handles control signals for you.

It implicitly creates:


- a **start signal** (ARM \rightarrow FPGA)
- a **done signal** (FPGA \rightarrow ARM)

```
11   setArg(in, input)
12   Accel {
13     out := in + 4
14   }
15   println("Output: " + getArg(out))
16 }
17 }
18
```




Register Writes

```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5
6   @virtualize
7   def main(): Unit = {
8
9     := creates a write of the value
10    in + 4 to the register out
11
12     setArg(in, input)
13     Accel {
14       out := in + 4
15     }
16     println("Output: " + getArg(out))
17   }
18 }
```




Accel Block Scheduling

```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5
6   Accel guarantees that FPGA
7   execution completes after all
8   operations in this block complete
9
10   val out = ArgOut[Int]
11   setArg(in, input)
12   Accel {
13     out := in + 4
14   }
15   println("Output: " + getArg(out))
16 }
17 }
18 }
```



Scalar Transfers (FPGA → ARM)


```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5
6   @virtualize
7   def main(): Unit = {
8     val input = args(0).to[Int]
9
10    Gets the value of the ArgOut out
11    from the FPGA back to the ARM
12
13    out := in + 4
14  }
15  println("Output: " + getArg(out))
16 }
17 }
18 }
```



Printing in Spatial**

```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5
6   @virtualize
7   def main(): Unit = {
8     val input = args(0).to[Int]
9     val in = ArgIn[Int]
10    val out = ArgOut[Int]
11
12    Prints the output to the terminal
13
14    out := in + 4
15
16    println("Output: " + getArg(out))
17  }
18 }
```

** Printing in Spatial isn't synthesizable, but it can be used in **host code** and in **debugging** (more in future lectures)



```
int main(int argc, char **argv) {
  int in = atoi(argv[1]);
  ...
  printf("Output: %d\n", out);
  return 0;
}
```


Hello Spatial!

```
1 import spatial._
2 import org.virtualized._
3
4 object HelloSpatial extends SpatialApp {
5
6   @virtualize
7   def main(): Unit = {
8     val input = args(0).to[Int]
9     val in  = ArgIn[Int]
10    val out = ArgOut[Int]
11    setArg(in, input)
12    Accel {
13      out := in + 4
14    }
15    println("Output: " + getArg(out))
16  }
17 }
18
```

Custom Types in Spatial

- Now what if we want an ArgIn value that isn't an Int?
- Other options:
 - Custom fixed point types
 - Custom floating point types
 - Structs
 - Vectors

Custom Types

```
1
2
3 val input = args(0).to[Int]
4 val in   = ArgIn[Int]
5
6 setArg(in, input)
7
8
9
10
11
12
13
14
15
16
17
18
```

Custom Fixed Point Types

```
1 type Q8_8 = FixPt[FALSE, 8, 8]
```

_N = # of fraction bits
(N from 0 to 128)

TRUE = Signed
FALSE = Unsigned

_N = # of integer bits
(N from 1 to 128)

```
10 0b00000000.00000000
```

11 └───┬───┘ └───┬───┘

12 Integer bits Fraction bits

Custom Fixed Point Examples

```
1 type Q8_8 = FixPt[FALSE,_8,_8]
2
3 type UInt8 = FixPt[FALSE,_8,_0]
4
5 type LongLong = FixPt[TRUE,_128,_0]
```

0b00000000.00000000

Integer bits Fraction bits

Custom Fixed Point Types

```
1 type UInt8 = FixPt[FALSE,_8,_0]
2
3 val input = args(0).to[UInt8]
4 val in   = ArgIn[UInt8]
5
6 setArg(in, input)
7
8
9
10
11
12
13
14
15
16
17
18
```

Custom Floating Point Types

```
1 type Float = FltPt[_23,_11]
```

_N = # of significand bits + 1
(N from 1 to 128)
Includes sign bit!

_N = # of exponent bits
(N from 0 to 128)

0 00000000 x 2^00000000
Sign bit Significand bits Exponent bits

Custom Floating Point Types

```
1 type Half = FltPt[_11,_5]
2
3 val input = args(0).to[Half]
4 val in   = ArgIn[Half]
5
6 setArg(in, input)
7
8
9
10
11
12
13
14
15
16
17
18
```


Predefined Type Aliases

```
1 type Char = FixPt[TRUE,_8,_0]
2 type Short = FixPt[TRUE,_16,_0]
3 type Int = FixPt[TRUE,_32,_0]
4 type Long = FixPt[TRUE,_64,_0]
5
6 type Half = FltPt[_11,_5] // 754 Half
7 type Float = FltPt[_24,_8] // 754 Single
8 type Double = FltPt[_53,_11] // 754 Double
9
10
11
12
13
14
15
16
17
18
```

Note About Booleans

```
1
2
3 val input = args(0).to[Boolean]
4 val in   = ArgIn[Boolean]
5
6 setArg(in, input)
```

Note: For API purposes,
Boolean is NOT the same as
single bit fixed point number


Uses “false” and “true”
rather than 0 and 1

Custom Structs

```
1 @struct class MyStruct(  
2     red:    Int,  
3     green:  Int,  
4     blue:   Int  
5 )  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18
```

Declares a new Struct type
with the given list of fields

Custom Structs




```
1 @struct class MyStruct(  
2   red:  Int,  
3   green: Int,  
4   blue:  Int  
5 )  
6  
7 val bus = MyStruct(147, 192, 125)  
8  
9  
10
```

Allocates an instance of the struct.
Note: NO *new* keyword used

In hardware, a struct instance is just
a concatenation of wires


Custom Structs



```
1 @struct class MyStruct(  
2     red:    Int,  
3     green:  Int,  
4     blue:   Int  
5 )  
6  
7 val bus = MyStruct(147, 192, 125)  
8  
9 val red = bus.red  
10 val blue = bus.blue
```

Creates a reference to the struct field (equivalent to a bit slice)

Custom Structs



```
1 @struct class MyStruct(  
2     red:  Int,  
3     green: Int,  
4     blue:  Int  
5 )  
6  
7 val bus = MyStruct(147, 192, 125)  
8  
9 bus.blue -= 45
```

Note: Allocated structs are immutable!
We can't write to them or change the contents!

Nesting Structs

```
1 @struct class RGB(  
2     red:  Int,  
3     green: Int,  
4     blue: Int  
5 )  
6  
7 @struct class RGBA(  
8     rgb:  RGB,  
9     alpha: Int  
10 )  
11  
12  
13  
14  
15  
16  
17  
18
```

Registers of Custom Types

```
1 @struct class MyStruct(  
2   red:   Int,  
3   green: Int,  
4   blue:  Int  
5 )  
6  
7 val in  = ArgIn[MyStruct]  
8  
9 in.red
```

Creates an ArgIn register which holds a value of type MyStruct

Note: Registers can hold structs as long as the fields are primitive values (FixPt, FltPt, Boolean) or other primitive-based structs