

## **Spatial Tutorial**

Part 1: Introduction to Spatial

### **Spatial Resources**

Language documentation and tutorials: <u>spatial.stanford.edu</u>


- Spatial Google Group: groups.google.com/forum/#!forum/spatial-lang-users
- Spatial Github Repo: github.com/stanford-ppl/spatial-lang

### INTRODUCTION

### Hardware Accelerator Design


- Hardware accelerators?
- What is involved in designing one?

### Simple Example: ARM (CPU Host)




```
int main(int argc, char **argv) {
  int in = atoi(argv[1]);
  int out = in + 4;
  printf("Output: %d\n", out);
  return 0;
}
```

### Simple Example: ARM A9 (Host)




```
int main(int argc, char **argv) {
  int in = atoi(argv[1]);
  int out = in + 4;
  printf("Output: %d\n", out);
  return 0;
}
```


#### Perform addition on FPGA




```
// Host Code: C
??
// FPGA Code: Verilog
??
```




```
// FPGA Code: Verilog
// 1. Write addition module
module add4(
   input wire[31:0] in,
   output wire[31:0] out
);
   assign out = in + 31'h4;
endmodule
```




```
// FPGA Code: Verilog
// 1. Write addition module
// 2. Create registers
regFile #(2) rf(...)
```




```
// FPGA Code: Verilog
// 1. Write addition module
// 2. Create registers
// 3. Connect to host bus
```



```
// FPGA Code: Verilog
// 1. Write addition module
// 2. Create registers
// 3. Connect to host bus
// Host Code: C
int main(int argc, char **argv)
  int in = atoi(argv[1]);
  int out = 0;
  // ???
  printf("Output: %d\n", out);
  return 0;
```



```
// FPGA Code: Verilog
// 1. Write addition module
// 2. Create registers
// 3. Connect to host bus
// Host Code: C
int main(int argc, char **argv)
  int in = atoi(argv[1]);
  int out = 0;
  // Set up MMIO for r0, r1
  // Configure FPGA bitstream
  // Write 'in' to r1
  // Write '1' to command reg
  // Wait until FPGA status=1
  // Read r0 to 'out'
  printf("Output: %d\n", out);
  return 0;
                               12
```



```
// FPGA Code: Verilog
// 1. Write addition module
// 2. Create registers
// 3. Connect to host bus
// Host Code: C
int main(int argc, char **argv)
  int in = atoi(argv[1]);
  int out = 0;
  init fpga();
  config fpga("add4.bin")
  write to fpga(1, in);
  run fpga();
  read from fpga(0, &out);
  printf("Output: %d\n", out);
  return 0;
```


### Simple Example: In a Nutshell

- Program starts on host, offloaded to accelerator
  - Interaction with host and peripherals
- Hardware data and control path design
  - Take advantage of parallelism and locality
  - Hierarchical Pipelining, on-chip memory banking, double buffering...
- Verification
- Requires understanding hw-sw interaction

### Simple Example: Excluded details


- How to test/verify code?
  - Logic synthesis takes minutes/hours to run, impractical for iterative code-run-debug cycles
  - How to write simulation testbenches?
- Low-level details
  - Instantiating reset controllers and other supporting IP
  - Implementing software APIs

### Reality Is More Complicated



## Reality Is More Complicated


Hardware Video decoder + UDP ?



### **Introducing Spatial**

- Programming language to simplify accelerator design
  - Simple APIs to manage Host <-> FPGA communication
  - Peripherals exposed as streams i.e.: data, ready, valid
  - In-built constructs to express parallel datapaths, on-chip memories etc
  - Automatic functional and cycle-accurate simulation
- Focus on "interesting stuff" aka accelerator datapath and control design

### **Spatial Model**



# SPATIAL PROGRAMMING BASICS

## **Spatial App Template**

```
1 import spatial._
 2 import org.virtualized.
4 object AppName
                      extends SpatialApp {
    @virtualize
    def main(): Unit = {
        ARM Host Code (setup)
10
11
12
      Accel {
13
                FPGA Code
14
15
         ARM Host Code (teardown)
16
17 | }
18
```

### Spatial App Template

```
1 import spatial.
 2 import org.virtualized._
 4 object AppName
                     extends SpatialApp {
    @virtualize
    def main(): Unit = {
        Define FPGA peripherals
        Send data from ARM to FPGA
10
11
12
      Accel {
13
        - Define FPGA operations
14
15
       - Get data from the FPGA
16
17|}
18
```

### Hello Spatial!

```
1 import spatial.
 2 import org.virtualized._
4 object HelloSpatial extends SpatialApp {
    @virtualize
    def main(): Unit = {
      val input = args(0).to[Int]
      val in = ArgIn[Int]
      val out = ArgOut[Int]
10
       setArg(in, input)
11
12
      Accel {
13
        out := in + 4
14
15
       println("Output: " + getArg(out))
16
17
18
```

### Spatial is Embedded in Scala

```
1 import spatial._
 2 import org.virtualized._
 4 object HelloSpatial extends SpatialApp {
    @virtualize
                                       Spatial can be thought
     def main(): Unit = {
      val input = args(0).to[Int]
                                      of as a Scala library
      val in = ArgIn[Int]
10
      val out = ArgOut[Int]
      setArg(in, input)
11
12
      Accel {
13
        out := in + 4
14
15
       println("Output: " + getArg(out))
16
17
18
                                                                24
```

### Spatial is Embedded in Scala

```
1 import spatial.
 2 import org.virtualized.__
 4 object HelloSpatial extends SpatialApp {
    @virtualize
    def main(): Unit = {
      val input = args(0).to[Int]
                                        Semicolons are optional
      val in = ArgIn[Int] •
      val out = ArgOut[Int]
10
      setArg(in, input)
11
12
      Accel {
13
        out := in + 4
14
      println("Output: " + getArg(out))
15
16
17
18
                                                               25
```

### **Import Statements**

```
1 import spatial.
2 import org.virtualized._
  Same in every Spatial program
  (Similar idea to #include in C,
  Identical to import in Java, Python)
```

### **Import Statements**

```
1 import spatial.
        Spatial-specific classes
        (primarily SpatialApp)
2 import org.virtualized._
         Useful macros for nicer
         syntax (more later)
```

### **Application Object Declaration**

```
4 object HelloSpatial extends SpatialApp {
Spatial applications are always objects
```

### Application Object Declaration

```
4 object HelloSpatial extends SpatialApp {
                            All Spatial applications inherit
Name of application
                            from ("extends") SpatialApp
                                                          29
```

### "@virtualize" Annotation

1 import spatial.

**All** functions in Spatial should have this annotation (Allows overloading Scala constructs like if-then-else)

```
@virtualize
```

## Spatial's Entry Function: "main()"

```
Spatial's entry function
def main(): Unit = {
```

## Spatial's Entry Function: "main()"

```
def main(): Unit = {
                         Function return type
Starts a function
                         (Unit: same as void)
declaration
```

### Val Definitions

```
Declares an immutable value named
"input" (value can't be modified later)
    val input = args(0).to[Int]
```

### Val Definitions

```
Value types are optional in Scala.
    val input: Int = args(0).to[Int]
```

### Val Definitions

```
Scala is statically typed (like C, Java)
Without the ": Int", the type of this
value is inferred by the compiler.
    val input = args(0).to[Int]
```

### Method Calls

1 import spatial.

Round brackets () for value parameters
Square brackets [] are for type parameters

```
val input = args(0).to[Int]
```


# **Spatial Command-Line Arguments**

```
Spatial app's command-line arguments
     val input = args(0).to[Int]
        Conversion from String to Int
```

```
ARM
int in = atoi(argv[1]);
                           37
```


## Input Arguments (ArgIn)

```
Creates a new register to capture
   a scalar argument from the ARM
      val in = ArgIn[Int]
10
```




## Output Arguments (ArgOut)

```
Creates a new scalar argument to
   the ARM from the FPGA
     val out = ArgOut[Int]
11
```




## Scalar Transfers (ARM → FPGA)

```
9
10
      setArg(in, input)
12
    Tells the host ARM to write input
   to scalar argument in on the FPGA
```




#### Accel Block

```
Defines an FPGA computation scope.
 Everything in here goes on the FPGA
     Accel {
13
```




#### Accel Block

```
The types of operations that can
   be done in this scope are limited
   to synthesizable Spatial
13
        out := in + 4
```




#### Accel Block

```
Accel handles control signals for you.
 It implicitly creates:
 - a start signal (ARM → FPGA)
 - a done signal (FPGA → ARM)
      Accel {
13
```




# Implicit Register Reads

```
Implicitly creates a wire from the
     register (ArgIn) in
        out := in + 4
14
```




#### Register Writes

```
:= creates a write of the value
     in + 4 to the register out
        out := in + 4
14
```




## **Accel Block Scheduling**

```
Accel guarantees that FPGA
    execution completes after all
    operations in this block complete
      Accel {
13
        out := in + 4
14
15
```



#### Scalar Transfers (FPGA → ARM)


```
Gets the value of the ArgOut out
    from the FPGA back to the ARM
      println("Output: " + getArg(out))
16
```



## Printing in Spatial\*\*

```
Prints the output to the terminal
      println("Output: " + getArg(out))
16
```

\*\* Printing in Spatial isn't synthesizable, but it can be used in **host code** and in **debugging** (more in future lectures)



### Hello Spatial!

```
1 import spatial.
 2 import org.virtualized._
4 object HelloSpatial extends SpatialApp {
    @virtualize
    def main(): Unit = {
      val input = args(0).to[Int]
      val in = ArgIn[Int]
      val out = ArgOut[Int]
10
       setArg(in, input)
11
12
      Accel {
13
        out := in + 4
14
15
       println("Output: " + getArg(out))
16
17
18
```

### **Custom Types in Spatial**

- Now what if we want an ArgIn value that isn't an Int?
- Other options:
  - Custom fixed point types
  - Custom floating point types
  - Structs
  - Vectors

#### **Custom Types**

```
3 val input = args(0).to[Int]
4 val in = ArgIn[Int]
6 setArg(in, input)
```

## Custom Fixed Point Types

```
1 type Q8 8 = FixPt[FALSE, 8, 8]
                                         N = \# of fraction bits
                                        (N from 0 to 128)
                             _{\mathbf{N}} = # of integer bits
 TRUE = Signed
                             (N from 1 to 128)
 FALSE = Unsigned
    0b00000000.00000000
      Integer bits Fraction bits
                                                            52
```

#### **Custom Fixed Point Examples**

```
1 type Q8 8 = FixPt[FALSE, 8, 8]
3 type UInt8 = FixPt[FALSE,_8,_0]
5 type LongLong = FixPt[TRUE, 128, 0]
    0b00000000.00000000
      Integer bits Fraction bits
```

### **Custom Fixed Point Types**

```
1 type UInt8 = FixPt[FALSE,_8,_0]
3 val input = args(0).to[UInt8]
4 val in = ArgIn[UInt8]
6 setArg(in, input)
```

# **Custom Floating Point Types**

```
1 type Float = FltPt[ 23, 11]
                                         _{\mathbf{N}} = # of exponent bits
_{\mathbf{N}} = # of significand bits + 1
                                         (N from 0 to 128)
(N from 1 to 128)
Includes sign bit!
         00000000 x 2^00000000
        Significand bits Exponent bits
    Sign bit
                                                                  55
```

# **Custom Floating Point Types**

```
1 type Half = FltPt[_11,_5]
3 val input = args(0).to[Half]
4 val in = ArgIn[Half]
6 setArg(in, input)
```


### **Predefined Type Aliases**

```
1 type Char = FixPt[TRUE, 8, 0]
2 type Short = FixPt[TRUE, 16, 0]
3 type Int = FixPt[TRUE, 32, 0]
4 type Long = FixPt[TRUE, 64, 0]
6 type Half = FltPt[_11,_5] // 754 Half
7 type Float = FltPt[_24,_8] // 754 Single
8 type Double = FltPt[ 53, 11] // 754 Double
```


#### **Note About Booleans**

```
3 val input = args(0).to[Boolean]
4 val in = ArgIn[Boolean]
6 setArg(in, input)
   Note: For API purposes,
   Boolean is NOT the same as
   single bit fixed point number
   Uses "false" and "true"
   rather than 0 and 1
```


```
1 @struct class MyStruct(
   red:
          Int,
   green: Int,
                    Declares a new Struct type
   blue:
          Int
                   with the given list of fields
```



```
val bus = MyStruct(147, 192, 125)
                 Allocates an instance of the struct.
                 Note: NO new keyword used
10
   In hardware, a struct instance is just
   a concatenation of wires
```



```
val red = bus.red
                     Creates a reference to the struct
val blue = bus.blue
                    field (equivalent to a bit slice)
```



```
7 val bus = MyStruct(147, 192, 125)
9 | bus.blue = 45
                 Note: Allocated structs are
10
                 immutable!
                 We can't write to them or
                 change the contents!
```

### **Nesting Structs**

```
1 @struct class RGB(
    red:
         Int,
    green: Int,
    blue: Int
 @struct class RGBA(
    rgb: RGB,
    alpha: Int
10)
```

### Registers of Custom Types

```
1 @struct class MyStruct(
   red:
          Int,
   green: Int,
   blue: Int
 val in = ArgIn[MyStruct]
             Creates an ArgIn register which
9 in.red
             holds a value of type MyStruct
   Note: Registers can hold structs as
```

Note: Registers can hold structs as long as the fields are primitive values (FixPt, FltPt, Boolean) or other primitive-based structs