

Spatial

Part 2: How to use Spatial?

SPATIAL PROGRAMMING BASICS

Spatial App Template

```
1 import spatial.
 2 import org.virtualized.
4 object
          AppName
                      extends SpatialApp {
    import IR.
    @virtualize
    def main(): Unit = {
10
        ARM Host Code (setup)
11
12
      Accel {
13
14
                FPGA Code
15
16
         ARM Host Code (teardown)
17
18 | }
```

Spatial App Template

```
1 import spatial.
 2 import org.virtualized._
4 object
          AppName
                      extends SpatialApp {
    import IR.
    @virtualize
    def main(): Unit = {
        Define FPGA peripherals
10
         Send data from ARM to FPGA
11
12
13
      Accel {
14
        - Define FPGA operations
15
16
       - Get data from the FPGA
17
18 | }
```

Hello Spatial!

```
1 import spatial.
 2 import org.virtualized._
 4 object HelloSpatial extends SpatialApp {
     import IR.
    @virtualize
     def main(): Unit = {
       val input = args(0).to[Int]
10
       val in = ArgIn[Int]
       val out = ArgOut[Int]
11
12
       setArg(in, input)
13
       Accel {
         out := in + 4
14
15
       println("Output: " + getArg(out))
16
17
18 | }
```

Spatial is Embedded in **Scala**

```
1 import spatial.
 2 import org.virtualized._
 4 object HelloSpatial extends SpatialApp {
     import IR.
                                       Spatial can be thought
    @virtualize
                                      of as a Scala library
     def main(): Unit = {
       val input = args(0).to[Int]
10
      val in = ArgIn[Int]
11
      val out = ArgOut[Int]
12
       setArg(in, input)
13
      Accel {
14
        out := in + 4
15
       println("Output: " + getArg(out))
16
17
18|}
                                                                 6
```

Spatial is Embedded in Scala

```
1 import spatial.
 2 import org.virtualized.__
 4 object HelloSpatial extends SpatialApp {
    import IR.
    @virtualize
    def main(): Unit = {
      val input = args(0).to[Int]
                                        Semicolons are optional
10
      val in = ArgIn[Int] •
      val out = ArgOut[Int] -
11
12
      setArg(in, input)
13
      Accel {
        out := in + 4
14
15
       println("Output: " + getArg(out))
16
17
18
```

Import Statements

```
1 import spatial.
2 import org.virtualized._
   Same in every Spatial program
   (Similar idea to #include in C,
   Identical to import in Java, Python)
```

Import Statements

```
1 import spatial.
        Spatial-specific classes
        (primarily SpatialApp)
2 import org.virtualized._
         Useful macros for nicer
         syntax (more later)
```

Application Object Declaration

```
4 object HelloSpatial extends SpatialApp {
Spatial applications are always objects
```

Application Object Declaration

```
4 object HelloSpatial extends SpatialApp {
                            All Spatial applications inherit
Name of application
                            from ("extends") SpatialApp
                                                          11
```

Spatial API Import

```
4 object HelloSpatial extends SpatialApp {
   import IR._
Brings all of Spatial API into scope
Note: Must be called inside the object
```

Spatial's Entry Function: "main()"

```
@virtualize
                       Spatial's entry function
def main(): Unit = {
```

"@virtualize" Annotation

1 import spatial.

All functions in Spatial should have this annotation (Allows overloading Scala constructs like if-then-else)

```
@virtualize
def main(): Unit = {
```

Spatial's Entry Function: "main()"

```
@virtualize
         def main(): Unit = {
                          Function return type
Starts a function
                          (Unit: same as void)
declaration
```

Val Definitions

```
Declares an immutable value named
"input" (value can't be modified later)
     val input = args(0).to[Int]
9
```

Val Definitions

```
Value types are optional in Scala.
     val input: Int = args(0).to[Int]
9
```

Val Definitions

```
Scala is statically typed (like C, Java)
Without the ": Int", the type of this
value is inferred by the compiler.
    val input = args(0).to[Int]
```

Method Calls

```
1 import spatial._
2 import org.virtualized._
```

Round brackets () for value parameters

Square brackets [] are for type parameters

```
val input = args(0).to[Int]
```


Spatial Command-Line Arguments

```
Spatial app's command-line arguments
      val input = args(0).to[Int]
9
        Conversion from String to Int
```

```
ARM
int in = atoi(argv[1]);
                           20
```


Input Arguments (ArgIn)

```
Creates a new register to capture
   a scalar argument from the ARM
10
      val in = ArgIn[Int]
```




Output Arguments (ArgOut)

```
Creates a new scalar argument to
   the ARM from the FPGA
11
     val out = ArgOut[Int]
```




Scalar Transfers (ARM → FPGA)

```
val input = args(0).to[Int]
9
10
      val in = ArgIn[Int]
      setArg(in, input)
12
    Tells the host ARM to write input
    to scalar argument in on the FPGA
```




Accel Block

```
Defines an FPGA computation scope.
 Everything in here goes on the FPGA
13
     Accel {
```




Accel Block

```
The types of operations that can
   be done in this scope are limited
   to synthesizable Spatial
13
      Accel {
```




Accel Block

```
Accel handles control signals for you.
 It implicitly creates:
 - a start signal (ARM → FPGA)
 - a done signal (FPGA → ARM)
13
      Accel {
```




Implicit Register Reads

```
Implicitly creates a wire from the
     register (ArgIn) in
14
        out := in + 4
```




Register Writes

```
:= creates a write of the value
     in + 4 to the register out
14
        out := in + 4
```




Accel Block Scheduling

```
Accel guarantees that FPGA
    execution completes after all
    operations in this block complete
13
      Accel {
14
        out := in + 4
15
```



Scalar Transfers (FPGA → ARM)


```
Gets the value of the ArgOut out
    from the FPGA back to the ARM
                        getArg(out)
16
```



Printing in Spatial**

```
Prints the output to the terminal
16
      println("Output: " + getArg(out))
```

** Printing in Spatial isn't synthesizable, but it can be used in **host code** and in **debugging** (more in future lectures)



Hello Spatial!

```
1 import spatial.
 2 import org.virtualized._
 4 object HelloSpatial extends SpatialApp {
     import IR.
    @virtualize
     def main(): Unit = {
       val input = args(0).to[Int]
10
       val in = ArgIn[Int]
       val out = ArgOut[Int]
11
12
       setArg(in, input)
13
       Accel {
14
        out := in + 4
15
       println("Output: " + getArg(out))
16
17
18 | }
```

Custom Types in Spatial

- Now what if we want an ArgIn value that isn't an Int?
- Other options:
 - Custom fixed point types
 - Custom floating point types
 - Structs
 - Vectors

Custom Types

```
3 val input = args(0).to[Int]
4 val in = ArgIn[Int]
6 setArg(in, input)
```

Custom Fixed Point Types

```
1 type Q8 8 = FixPt[FALSE, 8, 8]
                                        N = \# of fraction bits
                                        (N from 0 to 128)
                             _{\mathbf{N}} = # of integer bits
 TRUE = Signed
                            (N from 1 to 128)
 FALSE = Unsigned
    0b00000000.00000000
      Integer bits Fraction bits
```

Custom Fixed Point Examples

```
1 type Q8 8 = FixPt[FALSE, 8, 8]
3 type UInt8 = FixPt[FALSE,_8,_0]
5 type LongLong = FixPt[TRUE, 128, 0]
    0b00000000.00000000
      Integer bits Fraction bits
```

Custom Fixed Point Types

```
1 type UInt8 = FixPt[FALSE,_8,_0]
3 val input = args(0).to[UInt8]
4 val in = ArgIn[UInt8]
6 setArg(in, input)
```

Custom Floating Point Types

```
1 type Float = FltPt[ 23, 11]
                                         _{\mathbf{N}} = # of exponent bits
_{\mathbf{N}} = # of significand bits + 1
                                         (N from 0 to 128)
(N from 1 to 128)
Includes sign bit!
         00000000 x 2^00000000
        Significand bits Exponent bits
    Sign bit
                                                                  38
```

Custom Floating Point Types

```
1 type Full = FltPt[_24,_8]
3 val input = args(0).to[Full]
4 val in = ArgIn[Full]
6 setArg(in, input)
```


Predefined Type Aliases

```
1 type Char = FixPt[TRUE, 8, 0]
2 type Short = FixPt[TRUE, 16, 0]
3 type Int = FixPt[TRUE, 32, 0]
4 type Long = FixPt[TRUE, 64, 0]
6 type Half = FltPt[_11,_5] // 754 Half
7 type Float = FltPt[_24,_8] // 754 Single
8 type Double = FltPt[ 53, 11] // 754 Double
```


Note About Booleans

```
3 val input = args(0).to[Boolean]
4 val in = ArgIn[Boolean]
6 setArg(in, input)
   Note: For API purposes,
   Boolean is NOT the same as
   single bit fixed point number
   Uses "false" and "true"
   rather than 0 and 1
```


```
1 @struct class MyStruct(
   red:
          Int,
   green: Int,
                    Declares a new Struct type
   blue:
          Int
                   with the given list of fields
```



```
val bus = MyStruct(147, 192, 125)
                 Allocates an instance of the struct.
                 Note: NO new keyword used
10
   In hardware, a struct instance is just
   a concatenation of wires
```



```
val red = bus.red
                     Creates a reference to the struct
val blue = bus.blue
                    field (equivalent to a bit slice)
```



```
7 val bus = MyStruct(147, 192, 125)
9 | bus.blue = 45
                 Note: Allocated structs are
10
                 immutable!
                 We can't write to them or
                 change the contents!
```

Nesting Structs

```
1 @struct class RGB(
    red:
         Int,
    green: Int,
    blue: Int
  @struct class RGBA(
    rgb: RGB,
    alpha: Int
10)
```

Registers of Custom Types

```
1 @struct class MyStruct(
   red:
          Int,
   green: Int,
   blue: Int
 val in = ArgIn[MyStruct]
             Creates an ArgIn register which
9 in.red
              holds a value of type MyStruct
```

Note: Registers can hold structs as long as the fields are primitive values (FixPt, FltPt, Boolean) or other primitive-based structs



Spatial Tutorial

Part 2: Spatial Memories and Control

VECTORS & BIT MANIPULATION

Vectors

- Another primitive type in Spatial
- Like structs, equivalent to a concatenation of wires
- Every word in the vector is the same type
- Number of words in vector must be statically known

Vector Types

- Vector[T]
 - Vector1[T] to Vector128[T]
 - Width statically known by Spatial compiler
 - Width statically known by Scala compiler
 - VectorN[T]
 - Width statically known by Spatial compiler
 - Width not statically known by Scala compiler
 - Must be cast to a Vector###[T] type before further use

Vectors


```
1 type UInt4 = FixPt[FALSE,_4,_0]
2 def makeVector(a: UInt4, b: UInt4, c: UInt4): Vector3[UInt4] = {
```

Vectors: Big and Little Endian

```
1 type UInt4 = FixPt[FALSE, 4, 0]
                       2 def makeVector(a: UInt4, b: UInt4, c: UInt4): Vector3[UInt4] = {
                           val big = Vector.BigEndian(a, b, c)
                                               indices: 0
  bits:
indices:
                           val little = Vector.LittleEndian(a, b, c)
          big
                                                      indices: 2 1 0
                              Both allocate a Vector3 with the given
 bits:
                             elements, but the order is different
indices:
          little
```


Like structs, this is equivalent to a concatenation of wires

Aside: Equivalent Vector Mnemonics




```
1 type UInt4 = FixPt[FALSE, 4, 0]
2 def makeVector(a: UInt4, b: UInt4, c: UInt4): Vector3[UInt4] = {
   // val big = Vector.BigEndian(a, b, c)
   val big = Vector.ZeroFirst(a, b, c)
   // val little = Vector.LittleEndian(a, b, c)
                                                indices: 2
   val little = Vector.ZeroLast(a, b, c)
    Equivalent behaviors, but slightly
    easier to remember (at least for me)
```

Simple Method



```
1 type UInt4 = FixPt[FALSE, 4, 0]
2 def makeVector(a: UInt4, b: UInt4, c: UInt4): Vector3[UInt4] = {
   Vector.ZeroFirst(a, b, c)
     Implicit return value of the function
    Note: Value definitions (e.g. val x = 1) return Unit,
    not the type of the right hand side
```

Method Call




```
1 val vector = makeVector(15.to[UInt4],13.to[UInt4],2.to[UInt4])
2
3
```


Note: Function calls are **inlined** by default in Spatial


In hardware terms, every function call creates a duplicate of the specified operations

Vector Operators: Element Select




Vector Operators: Element Slice






```
1 | val vector = makeVector(15.to[UInt4],13.to[UInt4],2.to[UInt4])
3 val slice: VectorN[UInt4] = vector(1::0)
        Selects the elements i = 0 through
       j = 1 (inclusive) in the vector
        Creates a VectorN which must be
        cast to a Vector###
```


Vector Operators: Conversion






```
1 | val vector = makeVector(15.to[UInt4],13.to[UInt4],2.to[UInt4])
3 val slice: Vector2[UInt4] = vector(1::0).asVector2
                          Casts this VectorN to a Vector2
```


Vector Operators: Element Slice






```
1 | val vector = makeVector(15.to[UInt4],13.to[UInt4],2.to[UInt4])
3 val slice: VectorN[UInt4] = vector(0::1)
                        Same as vector(1::0)
```

Vector Operators: Element TakeN





```
1 | val vector = makeVector(15.to[UInt4],13.to[UInt4],2.to[UInt4])
3 val slice: Vector2[UInt4] = vector.take2(0)
                Selects two elements in the vector
                starting with element i = 0
                (Same as slicing plus conversion)
```

Vector Operators: Element TakeN

```
1 | val vector = makeVector(15.to[UInt4],13.to[UInt4],2.to[UInt4])
  bits: 11
                       3 val slice: Vector3[UInt4] = vector.take3(0)
indices:
         vector
           13
                15
                                   Method determines return type (Vector#)
  bits: 11
indices:
          slice
```


Vector Operators: Bit Casting

```
1 | val vector = makeVector(15.to[UInt4],13.to[UInt4],2.to[UInt4])
  bits: 11
                       3 type UInt12 = FixPt[FALSE, 12, 0]
indices:
        vector
                        val number = vector.as[UInt12]
          735
                          Creates a view of these bits directly
 bits: 11
                          as an unsigned 12 bit integer
       number
```

Vector Operators: Bit Casting

```
1 | val vector = makeVector(15.to[UInt4],13.to[UInt4],2.to[UInt4])
  bits: 11
                      3 type UInt3 = FixPt[FALSE, 3, 0]
indices:
                        @struct class MyStruct(
                                                       Bit-composed struct type
        vector
                          w0: UInt3,
                          w1: UInt3,
                          w2: UInt3,
                          w3: UInt3
                     10
fields: w3 w2 w1 w0
                     11 | val instance = vector.as[MyStruct]
       instance
                              Creates a view of these bits
                              directly as an instance of MyStruct
```

Vector Operations: As Vector Of Bits



```
bits/ 00110111011111111
indices: 11 9 8 7 6 5 4 3 2 1 0
```

bits


```
1 | val vector = makeVector(15.to[UInt4],13.to[UInt4],2.to[UInt4])
3 val bits = vector.as12b
   Creates a view of these
   bits as a Vector12 of bits
   Equivalent to vector.as[Vector12[Bool]]
```

All Bit Primitives Are Bit Vectors


```
1 type UInt32 = FixPt[FALSE, 16, 0]
 2 type UInt16 = FixPt[FALSE, 16, 0]
 3 @struct class Split16(msByte: UInt16, lsByte: UInt16)
 5 | val a = 10.to[UInt32]
                       4<sup>th</sup> least significant bit of a
 7 \text{ val bit } 3 = a(3)
                                         bit slice of a
 9 val lsByte = a(17::2).asVector16
10
                        l vector view of all bits in a
11 val bits = a.as32b
12
                                   Split16 view of a
13 val split = a.as[Split16]
14
15 val a again = split.as[UInt32]
```


OFF-CHIP MEMORIES

Previously on Spatial...





DRAM






DRAM






DRAM: Dimension Limitations

```
1 val N = ArgIn[Int]
 setArg(N, args(0).to[Int])
 val data = DRAM[Int](args(0).to[Int])
 val data = DRAM[Int](N)
6
 Accel {
8
          Dimensions can only be
9
          functions input arguments
          and constants
```




DRAM: Transfer from ARM to FPGA

```
1 val N = ArgIn[Int]
 2 | setArg(N, args(0).to[Int])
  val data = DRAM[Int](N)
  val armData: Array[Int] = ... //Info soon!
  setMem(data, array)
 8
  Accel
10
          Copies data from ARM DRAM
11
          to FPGA DRAM
```



DRAM: Transfer from FPGA to ARM

```
1 val N = ArgIn[Int]
 2 | setArg(N, args(0).to[Int])
  val data = DRAM[Int](N)
  val armData: Array[Int] = ... //Info soon!
 6
 8
  Accel {
10
11
12
13 val outputData = getMem(data)
        Copies data from FPGA DRAM
        to ARM DRAM
```



ON-CHIP MEMORIES

Reg

```
1 val in = ArgIn[Int]
 val out = ArgOut[Int]
  Accel {
    val reg = Reg[Int]
6
7
8
      Creates a Reg which
      holds a value of type Int
```







Reg Reset Value

```
1 val in = ArgIn[Int]
 val out = ArgOut[Int]
 Accel {
   val reg = Reg[Int](0)
6
7
8
              Sets the reset value of
              this register to be 0
    Note: Reset values are
    currently restricted to constants
```








Reg Writing


```
1 val in = ArgIn[Int]
 val out = ArgOut[Int]
 Accel {
   val reg = Reg[Int](0)
   reg := in
6
7
8
   Creates a write
   to this register
```





Reg Reading

```
1 | val in = ArgIn[Int]
 val out = ArgOut[Int]
 Accel {
   val reg = Reg[Int](0)
   reg := in
   out := reg.value
8
      Creates wires connected to
      the output of this register
   Note: Register reads are normally
   implicit, but can be written explicitly
```




SRAM

```
1 val in = ArgIn[Int]
2 val out = ArgOut[Int]
3 ...
4 Accel {
5    val sram = SRAM[Int](32, 32)
6
7
8 }
```

Creates an FPGA **SRAM** (aka buffer, BRAM) of size 32 x 32 with values of type **Int**

1 to 5 dimensions are currently supported









Note: SRAM is implemented on the DE1 SoC with FPGA M10Ks: 10Kb blocks with 40 bit ports

SRAM

```
1 | val in = ArgIn[Int]
 val out = ArgOut[Int]
 Accel {
   val sram = SRAM[Int](in.value, in.value)
   val sram = SRAM[Int](32, 32)
6
8
9
    SRAM dimensions must be
   statically known constants
```







SRAM Writes


```
1 | val in = ArgIn[Int]
 val out = ArgOut[Int]
                                                    0
 Accel {
                                                                sram
   val sram = SRAM[Int](32, 32)
                                                   in
                                                              wr addr
                                                                                 out
   sram(0, 0) = in.value
6
                                                              wr data
                                                                    rd data
                                                              wr en
8
                                                              rd addr
                                                              rd en
    Creates an SRAM write port
    with data in.value, address 0
    which is enabled by Accel
                                                 acce
                                                  ctrl_logic
                                                                                    81
```

SRAM Reads

```
1 | val in = ArgIn[Int]
 val out = ArgOut[Int]
 Accel {
                                                                sram
   val sram = SRAM[Int](32, 32)
                                                              wr addr
                                                                                 out
   sram(0, 0) = in.value
                                                              wr_data rd_data
    out := sram(0,0)
                                                              wr en
8
                                                              rd addr
                                                              rd en
                                                      0
    Creates an SRAM read
    port with address 0
    which is enabled by Accel
                                                 acce
                                                  ctrl_logic
                                                                                    82
```

SRAM: Interfacing with DRAM?


```
1 \text{ val in} = DRAM[Int](32)
 val out = DRAM[Int](32)
  Accel {
   val sram = SRAM[Int](16)
6
      How can we copy data
8
      to/from FPGA DRAM?
```



SRAM: Dense Loading from DRAM

```
1 val in
         = DRAM[Int](32)
 val out = DRAM[Int](32)
 Accel {
   val sram = SRAM[Int](16)
   sram load in(0::16)
8
   Creates logic which loads
   data within in, address range
```


0 until 16 (exclusive), to sram



Note: The address range can be omitted if SRAM and DRAM are the same size


SRAM: Dense Storing to DRAM

```
1 \text{ val in} = DRAM[Int](32)
 val out = DRAM[Int](32)
 Accel {
   val sram = SRAM[Int](16)
   sram load in(0::16)
   out(0::16) store sram
8
   Creates logic which stores
   contents of sram to out's address
   range 0 until 16 (exclusive)
```




SRAM: Gather from DRAM

```
1 val data = DRAM[Int](32)
  val addr = DRAM[Int](32)
  val out = DRAM[Int](32)
 4
  Accel {
 6
    val a = SRAM[Int](16)
   val b = SRAM[Int](16)
 8
    a load addr(0::16) // Addresses
 9
10 }
        Equivalent C:
       for (i=0; i<16; i++) {
          b[i] = data[a[i]]
```




SRAM: Gather from DRAM

```
1 val data = DRAM[Int](32)
  val addr = DRAM[Int](32)
  val out = DRAM[Int](32)
  Accel {
    val a = SRAM[Int](16)
6
    val b = SRAM[Int](16)
    a load addr(0::16) // Addresses
    b gather data(a)
10 | }
    Creates logic which
    gathers elements in data
    at addresses in a into b
```




SRAM: Gather from DRAM

```
1 val data = DRAM[Int](32)
  val addr = DRAM[Int](32)
  val out = DRAM[Int](32)
  Accel {
    val a = SRAM[Int](16)
6
    val b = SRAM[Int](16)
    a load addr(0::16) // Addresses
    b gather data(a, 10)
10 | }
    Uses the first 10
    elements in a only
```




SRAM: Scatter to DRAM

```
1 val data = DRAM[Int](32)
  val addr = DRAM[Int](32)
  val out = DRAM[Int](32)
 4
  Accel {
 6
    val a = SRAM[Int](16)
   val b = SRAM[Int](16)
 8
    a load addr(0::16) // Addresses
 9
10 }
        Equivalent C:
       for (i=0; i<16; i++) {
          out[a[i]] = b[i]
```




SRAM: Scatter to DRAM

```
1 val data = DRAM[Int](32)
  val addr = DRAM[Int](32)
  val out = DRAM[Int](32)
  Accel {
    val a = SRAM[Int](16)
   val b = SRAM[Int](16)
   a load addr(0::16) // Addresses
    out(a) scatter b
10
    Creates logic which
    scatters elements in b
    into out at addresses in a
```



SRAM: Scatter to DRAM

```
1 val data = DRAM[Int](32)
  val addr = DRAM[Int](32)
  val out = DRAM[Int](32)
 4
  Accel {
 6
    val a = SRAM[Int](16)
    val b = SRAM[Int](16)
    a load addr(0::16) // Addresses
    out(a, 10) scatter b
10 | }
```



FIFO

```
1 | val in = ArgIn[Int]
  val out = ArgOut[Int]
  Accel {
    val fifo = FIFO[Int](16)
                                                                   fifo
6
7
8 }
                                                   in
                                                                                    out
                                                             enq_data
                                                                      deq_data
                                                             enq en
                FIFO with depth 16
                                                             deq_en
                    Note: Depth must
                    be statically known
                                                  acce
                                                   ctrl_logic
```

FIFO: Enqueueing / Dequeueing


```
1 | val in = ArgIn[Int]
  val out = ArgOut[Int]
 Accel {
   val fifo = FIFO[Int]
                                                                  fifo
                        FIFO enqueue port
   a.enq(scalarIn)
6
                                                                                 out
   scalarOut := a.deq() FIFO dequeue port
                                                            eng data
                                                                     deq_data
                                                            enq_en
8
                                                            deq en
                                                                                   93
```

FIFO: Enabled Enqueuing/Dequeueing

```
1 | val in = ArgIn[Int]
 val en = ArgIn[Bool]
  val out = ArgOut[Int]
  Accel {
    val fifo = FIFO[Int](16)
6
                                                            eng data
    a.enq(scalarIn, en)
                                                                     deq_data
                                                            eng en
8
    scalarOut := a.deq(en)
                                                            deq en
9
      Can also set data-dependent
      enables for enqueue/dequeue
      e.g. for data filtering
                                                                                  94
```

FIFO: Transfers to/from DRAM


```
1 val data = DRAM[Int](32)
 val out = DRAM[Int](32)
 Accel {
   val fifo = FIFO[In+1(22)
                     Load from DRAM
   fifo load data
   out store fifo
                     Store to DRAM
8
```



LineBuffer

```
val scalarIn = ArgIn[Int]
 val scalarOut = ArgOut[Int]
 Accel {
   val buffer = LineBuffer[Int](3, 1024)
6
8
             LineBuffer with 3 rows,
             each with 1024 columns
    Note: Only 2-dimensional
    buffers currently supported.
    Dimensions must be
    statically known
```











LineBuffer: Enqueueing / Reading



LineBuffer: Loading from DRAM

```
1 | val data = DRAM[Int](100,1024)
 val out = DRAM[Int](32)
 Accel {
   val buffer = LineBuffer[Int](3,1024)
   buffer load data(0, 0::1024)
6
8
    Load data row 0,
    columns 0 until 1024 to
    current row of buffer
       Note: Storing to DRAM
       from LineBuffer is
       currently unsupported
```



RegFile

```
1 val in = ArgIn[Int]
2 val out = ArgOut[Int]
3 ...
4 Accel {
5 val regs = RegFile[Int](16, 16)
6
7
8 }
```

Creates register file (addressable array of registers) of size 16 x 16 with values of type **Int**







Note: Register files can be expensive! Use small ones, and only sparingly.

rd en

RegFile Reading/Writing

```
1 | val in = ArgIn[Int]
  val out = ArgOut[Int]
                                                         0
  Accel {
                                                                      regs
    val regs = RegFile[Int](16, 16)
                                                        in
                                                                    wr_addr
                                                                                         out
    regs(0, 0) = in.value
6
                                                                    wr data
    out := regs(0, 0)
                                                                           rd data
                                                                    wr en
8
                                                                    rd addr
                                                                    rd_en
                                                           0
                                                     acce
                                                       ctrl_logic
                                                                                           100
```

RegFile Shifting

```
1 | val in = ArgIn[Int]
  val out = ArgOut[Int]
                                                      0
  Accel {
                                                                   regs
    val regs = RegFile[Int](16, 16)
                                                     in
                                                                 wr_addr
                                                                                     out
    regs(0, *) <<= in.value</pre>
6
                                                                 wr data
                                                                       rd data
                                                                 wr en
8
                                                                 rd addr
                                                                 rd en
   Shifts the given value into column
   0 of the i = 0^{th} row of regs.
   All other elements in this row
   move one column over
                                                   acce
                                                    ctrl_logic
                                                                                       101
```

RegFile Shifting

```
1 | val in = ArgIn[Int]
  val out = ArgOut[Int]
                                                      0
  Accel {
                                                                   regs
    val regs = RegFile[Int](16, 16)
                                                                 wr_addr
                                                                                     out
    regs(*, 0) <<= in.value</pre>
6
                                                                 wr data
                                                                       rd data
                                                                 wr en
8
                                                                 rd addr
                                                                 rd en
   Shifts the given value into row 0
   of the i = 0^{th} column of regs.
   All other elements in this column
   move up by one position
                                                   acce
                                                    ctrl_logic
                                                                                      102
```


A Note About Ports

- Spatial compiler makes best effort to minimize amount of resources needed to implement memory
- However, writing and reading from the same memory many times can be expensive!
- Be aware of how many times you read/write a given memory, and try to minimize the number of concurrent reads

CONTROLLERS


Accel

1 Accel { 3 Receives start from ARM Executes stages sequentially Sends done to ARM A **stage** is either: - one primitive operation - one controller Note: May not be nested in any other controller




Sequential

```
Accel {
   Sequential {
4
5
       Executes stages sequentially
6
```




Parallel

Note: Spatial will soon infer control structures for parallel execution automatically But for now, use Parallel when you want to guarantee parallel execution




Parallel: Example

```
val dataA = DRAM[Int](1024)
 val dataB = DRAM[Int](1024)
3
 Accel {
    val a = SRAM[Int](16)
   val b = SRAM[Int](16)
    Parallel {
      a load dataA(0::16)
      b load dataB(0::16)
```




Foreach

```
val D = ArgIn[Int]
                            Loop iterator
 Accel {
   Foreach(0 until D) {i =>
6
       Executes each stage in a
        pipelined fashion, repeating
       for D iterations
       Spatial handles memory
       buffering and stall signals!
```




Foreach: Parallelization

```
val D = ArgIn[Int]
Accel {
 Foreach(0 until D par 2) {i =>
      Parallelizes the pipeline by
      duplicating the body
      Spatial also handles
      memory banking for you!
```




Foreach: Example

```
1 val data = DRAM[Int](32)
  Accel {
    val input = SRAM[Int](32)
    val output = SRAM[Int](32)
    input load data
6
    Foreach(0 until 32 par 16) {i =>
      output(i) = input(i) * 2
8
9
    data store output
10
          Multiply every element by
         2, store back to DRAM
```




Foreach: Illegal Parallelization Cases

```
val D = ArgIn[Int]
Accel {
  val reg = Reg[Int](0)
  Foreach(0 until D par 2) {i =>
   reg := reg + 1
     It's unsafe to parallelize
     pipelines with loop-carry
     dependencies!
```




Reduce

```
Zero value OR
                           Loop iterator
  accumulator
   Reduce(acc)(0 until D){i =>
    Value function (aka map)
6
   }{(a,b) => reduce(a,b)
8
      Executes each stage in a
      pipelined fashion, repeating for
      N iterations.
      Reduces the result of the value
      function into an accumulator
```




Reduce: Parallelization

```
val D = ArgIn[Int]
                              Parallelize!
 Accel {
3
   Reduce(acc)(0 until D par 2){i =>
4
     valueFunction(i)
   }{(a,b) => reduce(a,b) }
        Value function is
        parallelized like Foreach
        Reduction is parallelized
        using a tree
```




Reduce: Example

```
1 val D = ArgIn[Int]
 val out = ArgOut[Int]
 Accel {
   val acc = Reg[Int](0)
    Reduce(acc)(0 until D par 16){i =>
6
   \{(a,b) => a + b \}
8
    out := acc
9
      Sum the values 0 until D,
      adding 16 values in parallel
      accum contains the sum
      after the controller ends
```




MemReduce

```
val D = ArgIn[Int]
                            Loop iterator
 Accel {
   val accum = SRAM[Int](B)
   MemReduce(accum)(0 until D){i =>
    val values = SRAM[Int](B)
6
     Value function (aka map)
8
    values
   }{(a,b) => reduce(a,b)
   Executes each stage in a pipelined
  fashion, repeating for N iterations.
   Value function populates an SRAM
   Reduce says how to combine an
  element from value into accum
```




MemReduce: Parallelization

```
val D = Arg Parallelize!
                            Parallelize!
Accel {
  val accum = SRAM int](B)
  MemReduce(accum par 2)(0 until D par 2){i =>
   val values = SRAM[Int](B)
   valueFunction(values, i)
  values
  }{(a,b) => reduce(a,b) }
  Can parallelize production of values
  AND reduction of values
```




MemReduce: Example

```
1 val data = DRAM[Int](D)
  val out = DRAM[Int](16) 0 until D, strided by 16
  Accel {
    val accum = SRAM[Int](16)
    MemReduce(accum par 2)(D by 16 par 2)\{i = \}
 6
     val values = SRAM[Int](16)
     values load data(i::i+16)
 8
     values
    \{(a,b) => a + b \}
10
11
    out store accum
12 | }
          Chunks up data into 16 element
          blocks and combines the blocks
          using element-wise addition
```




FSM (State Machine)

```
Type of state
 Accel
          (any bit-based type will work)
   FSM[T]{state => notDone(state) }{state =>
     action(state)
6
   }{state => nextState(state) }
   Checks the notDone condition
   If notDone:
    Executes action states sequentially
    Executes the nextState logic
    Repeat
```



FSM (State Machine)

```
Accel {
   FSM(init){state => notDone(state) }{state =>
     action(state)
6
   }{state => nextState(state) }
   Can also give an explicit initial state
   (Otherwise initial state is zero)
```



Controller Tags


```
Accel {
 Sequential.Foreach(0 until D){i =>
 Sequential.Reduce(0)(0 until D){i =>
 Sequential can be added as a tag
 on looping controllers to change
 execution of stages from pipelined to
 purely sequential
```



Spatial Tutorial


Part 3: Streaming and Debugging

Control Schemes: Sequential Execution




- Parent enables Stage 0 when enabled, as long as counter < D
- Stage K is enabled when Stage K-I completes (K > 0)

Control Schemes: Pipelined Execution



- Parent enables Stage 0 TWICE when enabled, as long as counter < D
- Stage K is enabled when Stage K-I completes (K > 0)


Previously on *Spatial*...



STREAMING

StreamIn


```
@struct class RGB(
 r: UInt8,
 g: UInt8,
            Predefined bus (24 bits)
 b: UInt8
val input = StreamIn[RGB](VideoCamera)
Accel {
     Defines an input connection to
     the VideoCamera peripheral.
     Each incoming element will
     have type RGB
```



Bit length should match between **StreamIn**'s type and bus


StreamOut

```
@struct class BGR(
  b: UInt5,
 g: UInt6,
  r: UInt5
val output = StreamOut[BGR](VGA)
Accel {
       Defines an output
       connection to the
       VGA peripheral
```




Connecting to StreamIn

```
val input = StreamIn[RGB](VideoCamera)
val output = StreamOut[BGR](VGA)
Accel {
  val element = input.value
     Creates a reference to
     the wires corresponding
     to this stream
```




Connecting to StreamOut


```
val input = StreamIn[RGB](VideoCamera)
val output = StreamOut[BGR](VGA)
Accel {
  val element = input.value
  output := BGR(32, 64, 32)
 Sets the given wires as a
 driver for the StreamOut
```



Problem?




Control Schemes: Streaming Execution




- Control is data driven
- Stage 0 is enabled by the parent as long as counter < D
- Stage K is enabled when data is available (K > 0)

Control Schemes: Streaming Forever




- Control is data driven
- Stage 0 is initially enabled by the parent
- Stage K is enabled when data is available

Accel(*)




Solution!

```
1 val input = StreamIn[RGB](VideoCamera)
2
  val output = StreamOut[BGR](VGA)
4
  Accel(*) {
6
    val element = input.value
    output := BGR(32, 64, 32)
8
```



Stream(*)

```
Accel {
   Stream(*) { i =>
5
       Executes stages in streaming
6
       fashion, runs forever
      i is technically a counter, but
      no guarantees about its value
```



Notes on Streaming / Forever Loops

```
1 | val output = StreamOut[BGR](VGA)
   Accel {
    val fifo = FIFO[Int](64)
                                 Problem?
 6
    Stream(*) { =>
       fifo.enq(32)
 8
10
     Stream(*) { =>
      output := fifo.deq()
11
12
13 | }
```

Controller Tags: Sequential

```
Accel {
  Sequential.Foreach(0 until D){i =>
  Sequential.Reduce(0)(0 until D){i =>
  }{ ... }
 Sequential can be added as a tag
 on looping controllers to change
 execution of stages from pipelined to
 purely sequential
```

Controller Tags: Stream


```
Accel {
 Stream.Foreach(0 until D){i =>
 Stream.Reduce(0)(0 until D){i =>
 }{ ... }
 Stream can be added as a tag on
 looping controllers to change
 execution of stages from pipelined to
 streaming
  Note: This only makes sense if all
  communication is via FIFOs
```

Controller Tags: Foreach Shorthand

```
Accel {
 Sequential(0 until D){i =>
                          Same as
                          Sequential.Foreach(0 until D)
 Stream(0 until D){i =>
                          Same as
                          Stream.Foreach(0 until D)
                                                       140
```


ARM <-> FPGA: Fine Grained Signaling

ArgIn and ArgOut are used for FPGA initialization and returning scalar results




ARM <-> FPGA: Fine Grained Signaling

What to use for interaction between FPGA and host during non-blocking call?




HostIO






Reading from HostIO (on FPGA)

```
val signal = HostIO[Int]
Accel {
 val element = signal.value
   Creates wires connected to
   this memory mapped register
```



Writing to HostIO (on FPGA)

```
val signal = HostIO[Int]
Accel {
 signal := 0.to[Int]
 Creates a write to this
 memory mapped register
```



Generally, it's good practice to use each **HostIO** for only one direction of communication

HOST CODE INTERFACE

Host Code (C++) Interface

- Spatial programs begin execution on host
 - Need a way to communicate with FPGA
- What kind of communication?
 - Initialize and configure the FPGA with bitstream
 - Read and write registers
 - Allocate FPGA DRAM
 - Move data between host and FPGA DRAM

FringeContext: C++ Execution Context

- FPGA exposed to host via FringeContext
 - To interact with FPGA, create a FringeContext object
- FringeContext implements necessary APIs
 - load(), malloc(), memcpy(), setArg(), getArg()...
 - Use same APIs for both simulation and on the board!

```
int main(int argc, char **argv) {
      FringeContext *c1 = new FringeContext("accel.bit");
 4
      c1->load();
      int host N = 10;
 6
      int host out = 0;
      int host data = c1->malloc(sizeof(int) * host N);
 9
10
      c1->setArg(0, host N);
11
      c1->setArg(1, host data);
12
13
      c1->run();
14
15
      printf("out = %d\n", c1->getArg(0));
16
      return 0;
17
18
```

```
val N
              = ArgIn[Int]
    val data = DRAM[Int](N)
 3
    val out = ArgOut[Int]
 4
    Accel {
 6
      val B = 32
      out := Reduce(0)(N by B){i =>
 8
        val block = SRAM[Int](B)
        block load data(0::32)
10
11
12
        Reduce(0)(N by B)\{i = > \}
13
          block(i)
        \{(a,b) => a + b \}
14
15
      \{(a,b) => a + b \}
16
17
```

```
int main(int argc, char **argv) {
     FringeContext *c1 = new FringeContext("accel.bit");
 4
     c1->load();
     int Create a new FringeContext
         with "path to bitstream"
9
     c1->setArg(0, host N);
10
11
     c1->setArg(1, host data);
12
13
     c1->run();
14
15
     printf("out = %d\n", c1->getArg(0));
16
     return 0:
17
18
```

```
val N
              = ArgIn[Int]
    val data = DRAM[Int](N)
 3
    val out = ArgOut[Int]
 4
    Accel {
      val B = 32
      out := Reduce(0)(N by B){i =>
        val block = SRAM[Int](B)
        block load data(0::32)
10
11
12
        Reduce(0)(N by B)\{i = > \}
13
          block(i)
        \{(a,b) => a + b \}
14
15
      \{(a,b) => a + b \}
16
17
```

```
int main(int argc, char **argv) {
     FringeContext *c1 = new FringeContext("accel.bit");
                         Reset and program
     c1->load();
 4
                         the FPGA by loading
     int host N = 10;
 6
                         the bitstream
     int host data = c1-
 8
9
     c1->setArg(0, host N);
10
11
     c1->setArg(1, host data);
12
13
     c1->run();
14
15
     printf("out = %d\n", c1->getArg(0));
16
     return 0:
17
18
```

```
val N
              = ArgIn[Int]
    val data = DRAM[Int](N)
    val out = ArgOut[Int]
 4
    Accel {
      val B = 32
      out := Reduce(0)(N by B){i =>
        val block = SRAM[Int](B)
 8
        block load data(0::32)
10
11
12
        Reduce(0)(N by B)\{i = > \}
13
          block(i)
        \{(a,b) => a + b \}
14
15
      \{(a,b) => a + b \}
16
17
```

```
int main(int argc, char **argv) {
     FringeContext *c1 = new FringeContext("accel.bit");
     c1->load();
     int host N = 10;
 6
     int host out = 0;
     int host has = c1->malloc(sizeof(int) * host N);
 8
 9
10
       Create host params to
11
       be passed to FPGA
12
13
14
15
     printf("out = %d\n", c1->getArg(0));
16
     return 0:
17
18
```

```
val N
              = ArgIn[Int]
    val data = DRAM[Int](N)
 3
    val out = ArgOut[Int]
 4
    Accel {
      val B = 32
      out := Reduce(0)(N by B){i =>
        val block = SRAM[Int](B)
        block load data(0::32)
10
11
12
        Reduce(0)(N by B)\{i = > \}
13
          block(i)
        \{(a,b) => a + b \}
14
15
      \{(a,b) => a + b \}
16
17
```

```
int main(int argc, char **argv) {
     FringeContext *c1 = new FringeContext("accel.bit");
 4
     c1->load();
     int host N = 10;
 6
     int host out = 0;
     int host data = c1->malloc(sizeof(int) * host N);
 8
 9
     c1->setArg(0, host N);
10
11
     c1->setArg(1, host data);
12
13
      Set ArgIns,
14
15
                             >getArg(0));
      which includes
16
      pointers to
17
18
      DRAMs
```

```
val N
              = ArgIn[Int]
    val data = DRAM[Int](N)
 3
    val out = ArgOut[Int]
 4
    Accel {
 6
      val B = 32
      out := Reduce(0)(N by B){i =>
 8
        val block = SRAM[Int](B)
        block load data(0::32)
10
11
12
        Reduce(0)(N by B)\{i = > \}
13
          block(i)
        \{(a,b) => a + b \}
14
15
      \{(a,b) => a + b \}
16
17
```

```
int main(int argc, char **argv) {
     FringeContext *c1 = new FringeContext("accel.bit");
     c1->load();
     int host N = 10;
 6
     int host out = 0;
     int host data = c1->malloc(sizeof(int) * host N);
 8
9
     c1->setArg(0, host
10
                        Start Accel
     c1->setArg(1, host
11
                        block on FPGA
12
     c1->run();
13
                        (code on right)
14
                        with the given
15
     printf("out = %d\r
16
     return 0;
                        FringeParams
17
18
```

```
val N
              = ArgIn[Int]
    val data = DRAM[Int](N)
    val out = ArgOut[Int]
 4
    Accel {
      val B = 32
      out := Reduce(0)(N by B){i =>
        val block = SRAM[Int](B)
 8
        block load data(0::32)
10
11
12
        Reduce(0)(N by B)\{i = > \}
13
          block(i)
14
        \{(a,b) => a + b \}
15
      \{(a,b) => a + b \}
16
17
```

```
int main(int argc, char **argv) {
      FringeContext *c1 = new FringeContext("accel.bit");
 4
      c1->load();
 6
     int host out = 0;
     int host data = c1->malloc(sizeof(int) * host N);
 8
 9
10
     c1->setArg(0, host N);
11
      c1->setArg(1, host data);
12
13
     c1->run();
14
15
      printf("out = %d\n", c1->getArg(0));
16
     return 0:
17
18
                        Print results
```

```
val N
              = ArgIn[Int]
    val data = DRAM[Int](N)
 3
    val out = ArgOut[Int]
 4
    Accel {
 6
      val B = 32
      out := Reduce(0)(N by B){i =>
 8
        val block = SRAM[Int](B)
        block load data(0::32)
10
11
12
        Reduce(0)(N by B)\{i = > \}
13
          block(i)
        \{(a,b) => a + b \}
14
15
      \{(a,b) => a + b \}
16
17
```

```
int main(int argc, char **argv) {
      FringeContext *c1 = new FringeContext("accel.bit");
 4
      c1->load();
      int host N = 10;
 6
      int host out = 0;
      int host data = c1->malloc(sizeof(int) * host N);
 9
10
      c1->setArg(0, host N);
11
      c1->setArg(1, host data);
12
13
      c1->run();
14
15
      printf("out = %d\n", c1->getArg(0));
16
      return 0;
17
18
```

```
val N
              = ArgIn[Int]
    val data = DRAM[Int](N)
 3
    val out = ArgOut[Int]
 4
    Accel {
 6
      val B = 32
      out := Reduce(0)(N by B){i =>
 8
        val block = SRAM[Int](B)
        block load data(0::32)
10
11
12
        Reduce(0)(N by B)\{i = > \}
13
          block(i)
        \{(a,b) => a + b \}
14
15
      \{(a,b) => a + b \}
16
17
```

DEBUGGING

Execution Modes: Functional Simulation

- Functional Simulation
 - Generates Scala code
 - NOT cycle accurate
 - Simulates sequential behavior of program
 - Executes on CPU only
 - print/println are fully supported

Buggy Spatial Program

```
1 val N
         = ArgIn[Int]
 2 val data = DRAM[Int](N)
 3 val out = ArgOut[Int]
 5 Accel {
    val B = 8
     out := Reduce(0)(N by B){i =>
       val block = SRAM[Int](B)
10
       block load data(0::B)
11
12
       Reduce(0)(N by B)\{i = >
13
         block(i)
14
      \{(a,b) => a + b \}
15
     \{(a,b) => a + b \}
16|}
```

Buggy Spatial Program: Debugging

```
1 val N = ArgIn[Int]
 2 val data = DRAM[Int](N)
 3 val out = ArgOut[Int]
 5 Accel {
     val B = 8
                                           Printing works like any
     out := Reduce(0)(N by B){i =>
                                           other primitive operation
       val block = SRAM[Int](B)
       block load data(0::32)
                                          in functional simulation
       print("[i = " + i + "] ")
10
       Foreach(B by 1){i \Rightarrow print(block(\underline{i}) + "")}
11
       println("")
12
13
       Reduce(\overline{0})(N by B){i =>
14
         block(i)
15
       \{(a,b) => a + b \}
16
     \{(a,b) => a + b \}
17
18 | }
                                                                      160
```

Functional Simulation Running

```
$ bin/spatial --sim MyApp
$ ./MyApp.sim
$
$ [i = 0] 0 1 2 3 4 5 6 7
$ [i = 1] 0 1 2 3 4 5 6 7
$ [i = 2] 0 1 2 3 4 5 6 7
$ [i = 3] 0 1 2 3 4 5 6 7
...
```

Fixed Spatial Program

```
1 val N
         = ArgIn[Int]
 2 val data = DRAM[Int](N)
 3 val out = ArgOut[Int]
 5 Accel {
    val B = 32
     out := Reduce(0)(N by B){i =>
       val block = SRAM[Int](B)
10
       block load data(i::i+B)
11
12
       Reduce(0)(N by B)\{i = >
13
         block(i)
14
      \{(a,b) => a + b \}
15
     \{(a,b) => a + b \}
16|}
17
18
```

Execution Modes: Simulation with VCS

- Simulation with VCS
 - Spatial → Chisel/C++ → Verilog/C++
 - Cycle accurate with DRAM memory models
 - "Developer mode" with all control + data signals
 - "Named mode" where only named vals are shown
 - (print/println aren't yet supported)

Buggy Spatial Program

```
1 val N = ArgIn[Int]
 2 val data = DRAM[Int](N)
 3 val out = ArgOut[Int]
 5 Accel {
     val accum = Reg[Int](0)
     Foreach(0)(N by B)\{i = \}
       val block = SRAM[Int](B)
       block load data(i::i+B)
       Foreach(B by 1 par 16){i =>
10
11
         accum := accum + block(i)
12
13
14
     out := accum
15 | }
```

Buggy Spatial Program

```
1 val N = ArgIn[Int]
 2 val data = DRAM[Int](N)
 3 val out = ArgOut[Int]
 5 Accel {
    val accum = Reg[Int](0)
    Foreach(0)(N by B)\{i =>
       val block = SRAM[Int](B)
       block load data(i::i+B)
       Foreach(B by 1 par 16){i =>
10
                                         Give signal of
        val update = accum + block(i)
11
                                         interest a name
12
         accum := update
13
14
15
     out := accum
16 | }
```

Functional Simulation Running

```
$ bin/spatial --synth MyApp
$ ./MyApp.vcs
$
```

Makes the VCS project Runs VCS cycle-accurate simulation Starts GtkWave (waveform viewer)

Note: Requires VCS and GtkWave!

Fixed Spatial Program

```
1 val N = ArgIn[Int]
 2 val data = DRAM[Int](N)
 3 val out = ArgOut[Int]
 5 Accel {
     val accum = Reg[Int](0)
     Foreach(0)(N by B)\{i = \}
       val block = SRAM[Int](B)
       block load data(i::i+B)
       Foreach(B by 1 \frac{1}{1}){i =>
10
         val update = accum + block(i)
11
12
         accum := update
13
14
15
     out := accum
16 | }
```

Performance Debugging

See http://spatial-lang.readthedocs.io/en/latest/tutorial/ge
mm.html for information about how to debug performance

Deploy to Various Targets

- Currently supported FPGA targets:
 - Amazon AWS F1 -