

Spatial: A Language and Compiler for Application Accelerators

David Koeplinger

Matthew	Raghu	Yaqi	Stefan	Tian
Feldman	Prabhakar	Zhang	Hadjis	Zhao
Ruben	Luigi	Ardavan	Christos	Kunle
Fiszel	Nardi	Pedram	Kozyrakis	Olukotun

Spatial Resources

- Language documentation and tutorials:
 - spatial.stanford.edu
- Spatial Google Group:
 - groups.google.com/forum/#!forum/spatial-lang-users
- Spatial Github Repo:
 - github.com/stanford-ppl/spatial-lang

Increasing Demand for Reconfigurability

There is growing demand for reconfigurable architectures as application accelerators in data centers for performance and energy efficiency

Improvements in Performance, Energy Efficiency



Software Defined Accelerators for DNNs 2 – 4x perf vs. CPU/GPU

Distributed real-time deep learning on FPGAs [HotChips '14]

2 - 3x perf/W vs. CPU/GPU

XPU: Programmable FPGA Accelerator [HotChips '17]

64x perf vs. CPU 25x perf/W vs. CPU



Catapult "Configurable Cloud"

Distributed application and network acceleration "...already been deployed at hyperscale and is how most new Microsoft data center servers are configured." [Caulfield et. al. Micro '16]

~10x perf vs. CPU ~ 9x perf/W vs. CPU

Project Brainwave


Distributed real-time deep learning on FPGAs [HotChips '17]




CGRA for Parallel Patterns [ISCA '17]

Up to 95x perf vs. FPGA Up to 75x perf/W vs. FPGA

Accessing Reconfigurable Architectures



Accessing Reconfigurable Architectures



Key Programming Challenges


- Pipeline timing
 - Fine-grained timing of control signals
 - Management of multiple clock domains
- Disjoint memory spaces
 - No hardware-managed cache
 - Requires manual data partitioning and timing of memory operations
- Limited compute and memory resources
- Huge parameter design spaces
 - Grows exponentially even relatively small designs can have very large spaces
 - Parameters are interdependent and can change runtime by orders of magnitude
 - Manual exploration is tedious and usually suboptimal

Key Programming Challenges (Continued..)


- Quick verification
 - Hardware synthesis is too slow to be part of the debug loop
 - Writing test benches is challenging and requires waveform debugging
- Managing host-accelerator interface
 - Tile transfers, register interfaces, data streams, etc.
- Incorporating IP cores into design

Design Space Example


Algorithm: Dot Product of Vectors A and B




Small and simple, but slow!




Important Parameters: Tile Sizes




- Increases length of DRAM accesses
- Increases exploited spatial locality
- Increases local memory sizes






Important Parameters: Pipelining




- Overlaps memory and compute Runtime
- Increases local memory sizes Area
- Adds synchronization logic






Important Parameters: Parallelization




- Improves element throughput
- Duplicates compute resources






Important Parameters: Memory Banking



- Improves element throughput
- May duplicate memory resources










Language Requirements

- 1. Performs hardware optimizations for higher level frameworks
- 2. Productive language for "power" users (hardware programmers)
- 3. Produces efficient hardware




Language Comparisons





Spatial as an Intermediate Representation



The Spatial Language: Memory Abstractions

```
val accum = Reg[Double]
Typed storage templates
                                              val fifo = FIFO[Float](D)
                                              val lbuf = LineBuffer[Int](R,C)
                                              val pixels = ShiftReg[UInt8](R,C)
                                              val buffer = SRAM[UInt8](C)
Explicit memory hierarchy
                                              val image = DRAM[UInt8](H,W)
Explicit transfers across memory hierarchy
                                              buffer load image(i, j::j+C)
                                              out := x + y
Dense and sparse access
                                              buffer gather image(a, 10)
                                              val videoIn = StreamIn[RGB]
Streaming abstractions
                                              val videoOut = StreamOut[RGB]
```

The Spatial Language: Control Abstractions

Blocking/non-blocking interaction with host

```
Accel(*) { ... }
```

Arbitrary state machine / loop nesting with implicit control signals


```
FSM[Int]{s => s != DONE }{
   case STATE0 =>
    Foreach(C by 1){j => ... }
   case STATE1 => ...
    Reduce(0)(C by 1){i => ... }
}{s => nextState(s) }
```

The Spatial Language: Design Parameters


Spatial templates capture a variety of design parameters:

Implicit/Explicit parallelization factors	<pre>val P = 16 (1 → 32) Reduce(0)(N by 1 par P){i => data(i) }{(a,b) => a + b}</pre>
Implicit/Explicit control schemes	<pre>Stream.Foreach(0 until N){i => }</pre>
Explicit size parameters for stride and buffer sizes	<pre>val B = 64 (64 → 1024) val buffer = SRAM[Float](B) Foreach(N by B){i => }</pre>
Implicit memory banking and buffering schemes for parallelized access	<pre>Foreach(64 par 16){i => buffer(i) // Parallel read }</pre>


```
val output = ArgOut[Float]
val vectorA = DRAM[Float](N)
val vectorB = DRAM[Float](N)
Accel {
   Reduce(output)(N by B){ i =>
      val tileA = SRAM[Float](B)
      val tileB = SRAM[Float](B)
      val acc = Reg[Float]
      tileA load vectorA(i :: i+B)
      tileB load vectorB(i :: i+B)
      Reduce(acc)(B by 1){ j =>
         tileA(j) * tileB(j)
      \{a, b => a + b\}
   \{a, b => a + b\}
```




```
val output = ArgOut[Float]
val vectorA = DRAM[Float](N)
val vectorB = DRAM[Float](N)
Accel {
   Reduce(output)(N by B){ i =>
      val tileA = SRAM[Float](B)
      val tileB = SRAM[Float](B)
      val acc = Reg[Float]
      tileA load vectorA(i :: i+B)
      tileB load vectorB(i :: i+B)
      Reduce(acc)(B by 1){ j =>
         tileA(j) * tileB(j)
      \{a, b => a + b\}
   \{a, b => a + b\}
```




```
val output = ArgOut[Float]
val vectorA = DRAM[Float](N)
val vectorB = DRAM[Float](N)
Accel {
   Reduce(output)(N by B){ i =>
      val tileA = SRAM[Float](B)
      val tileB = SRAM[Float](B)
      val acc = Reg[Float]
      tileA load vectorA(i :: i+B)
      tileB load vectorB(i :: i+B)
      Reduce(acc)(B by 1){ j =>
         tileA(j) * tileB(j)
      \{a, b => a + b\}
   \{a, b => a + b\}
```




```
val output = ArgOut[Float]
val vectorA = DRAM[Float](N)
val vectorB = DRAM[Float](N)
Accel {
   Reduce(output)(N by B){ i =>
      val tileA = SRAM[Float](B)
      val tileB = SRAM[Float](B)
      val acc = Reg[Float]
      tileA load vectorA(i :: i+B)
      tileB load vectorB(i :: i+B)
      Reduce(acc)(B by 1){ j =>
         tileA(j) * tileB(j)
      \{a, b => a + b\}
   \{a, b => a + b\}
```




```
val output = ArgOut[Float]
val vectorA = DRAM[Float](N)
val vectorB = DRAM[Float](N)
Accel {
   Reduce(output)(N by B){ i =>
      val tileA = SRAM[Float](B)
      val tileB = SRAM[Float](B)
      val acc = Reg[Float]
      tileA load vectorA(i :: i+B)
      tileB load vectorB(i :: i+B)
      Reduce(acc)(B by 1){ j =>
         tileA(j) * tileB(j)
      \{a, b => a + b\}
   \{a, b => a + b\}
```



```
val output = ArgOut[Float]
val vectorA = DRAM[Float](N)
val vectorB = DRAM[Float](N)
Accel {
   Reduce(output)(N by B){ i =>
      val tileA = SRAM[Float](B)
      val tileB = SRAM[Float](B)
      val acc = Reg[Float]
      tileA load vectorA(i :: i+B)
      tileB load vectorB(i :: i+B)
      Reduce(acc)(B by 1){ j =>
         tileA(j) * tileB(j)
      \{a, b => a + b\}
   \{a, b => a + b\}
```



```
val output = ArgOut[Float]
val vectorA = DRAM[Float](N)
val vectorB = DRAM[Float](N)
Accel {
   Reduce(output)(N by B){ i =>
      val tileA = SRAM[Float](B)
      val tileB = SRAM[Float](B)
      val acc = Reg[Float]
      tileA load vectorA(i :: i+B)
      tileB load vectorB(i :: i+B)
      Reduce(acc)(B by 1){ j =>
         tileA(j) * tileB(j)
      \{a, b => a + b\}
   \{a, b => a + b\}
```



```
val output = ArgOut[Float]
val vectorA = DRAM[Float](N)
                                                             Banking strategy
                                          Tile Size (B)
val vectorB = DRAM[Float](N)
                                                                   Parallelism factor #3
Accel {
                                       DRAM
   Reduce(output)(N by B){ i =>
      val tileA = SRAM[Float](B)
                                                      tileA
                                           A
      val tileB = SRAM[Float](B)
                                                                                  acc
      val acc = Reg[Float]
                                                      tileB
                                           B
      tileA load vectorA(i :: i+B)
                                                                    Stage 2: Inner Reduce
      tileB load vectorB(i :: i+B)
                                                      Stage 1
      Reduce(acc)(B by 1){ j \Rightarrow
                                                                            Stage 3
                                       Parallelism
         tileA(j) * tileB(j)
                                                                             Outer Reduce
      \{a, b => a + b\}
                                        factor #2
                                                                                    FPGA
   \{a, b => a + b\}
                                                       Parallelism factor #1
                                                          Pipelining toggle
```

Design Tuning Performance

Spatial:

Benchmark	Designs	Search Time
Dot Product	5,426	5.3 ms / design
Outer Product	1,702	30 ms / design
TPCHQ6	F 426	2 ms / design
Blackscholes	6500x Speedup Over HLS!	27 ms / design
Matrix Multiply	COCON OPECAAP C VOI 1120.	.1 ms / design
K-Means	75,200	20 ms / design
GDA	42,800	17 ms / design


Vivado HLS:

	Designs	Search Time
GDA	250	1.85 min / design

GDA Design Space

Valid design point


Invalid design point



Pareto-optimal (ALMs/cycles) design

Synthesized pareto design point

Preview: TensorFlow to Spatial




Dataflow graph of domain-specific operators


Each node in the DFG has a corresponding optimized Spatial template

Hierarchical dataflow graph of **tiled pipelines** with memory hierarchy

Cross-node communication uses SRAM and registers to minimize DRAM bandwidth



Synthesizable hardware design



Bitstream

Preview: TensorFlow to Spatial

Benefits


- Makes Spatial easier to program
- Automatically benefit from TensorFlow optimizations
 (e.g. constant folding, fusion, quantization for low precision)
- Current support:
 - Convolutional Neural Networks
 - Recurrent Neural Networks (GRU, LSTM)
 - General matrix algebra computations
- Same DFG mapping can be applied to other front-ends
 - Not specific to TensorFlow

Spatial's Advantages

- Automatic Design-Space Exploration
 - Parallelization selection to balance pipelines
 - Tile size selection to balance on-chip memory, bandwidth
- Automatic memory banking
- Agnostic to hardware vendor, Cloud/Embedded, FPGA/CGRA
- Preliminary results: within 20% of DNNWeaver (DNN hardware library)
 - For inferences/s of a small network (LeNet) on the Zynq ZC702
 - Ongoing work to close 20% gap by further optimizing templates

Future Work

- Low precision DNN training
- Residual Networks
- Unify and support more frontends above Spatial
- Expand set of optimizations done by Spatial compiler
- Expand backends supported by Spatial





Conclusion

- Orders of magnitude improvements in performance and energy efficiency are possible with reconfigurable architectures
- Spatial's intermediate representation can be used as a bridge to reconfigurable architectures
- The Spatial language includes abstractions for performance, productivity, and portability
- Spatial's design tuning is ~6500x faster than that possible with Vivado HLS
- Preliminary results within 20% of manual HDL on CNN implementations

We're always looking for new users and feedback!

Open source at: spatial.stanford.edu





Nuts and Bolts of a Full Spatial Application

- Continue to see the bird's eye view of how to write a full application
- Visit the website tutorial for more detailed examples:
 - http://spatiallang.readthedocs.io/en/latest/tutorial/starting.html

Spatial App Template

```
1 import spatial._
 2 import org.virtualized._
 4 object | AppName
                      extends SpatialApp {
    @virtualize
    def main(): Unit = {
       ARM Host Code (setup)
10
11
12
      Accel {
13
                FPGA Code
14
15
         ARM Host Code (teardown)
16
17
18
```

Spatial App Template

```
1 import spatial._
 2 import org.virtualized._
                    extends SpatialApp {
 4 object | AppName
    @virtualize
    def main(): Unit = {
        Define FPGA peripherals
        Send data from ARM to FPGA
10
11
12
      Accel {
13
        - Define FPGA operations
14
15
       - Get data from the FPGA
16
17
18
```

Hello Spatial!

```
1 import spatial._
 2 import org.virtualized._
 4 bject HelloSpatial extends SpatialApp {
    @virtualize
    def main(): Unit = {
      val input = args(0).to[Int]
      val in = ArgIn[Int]
     val out = ArgOut[Int]
10
11
      setArg(in, input)
12
      Accel {
13
        out := in + 4
14
      println("Output: " + getArg(out))
15
16
17
18
```

Spatial is Embedded in Scala

```
1 import spatial._
 2 import org.virtualized._
 4|object HelloSpatial extends SpatialApp {
    @virtualize
                                      Spatial can be thought
    def main(): Unit = {
      val input = args(0).to[Int]
                                      of as a Scala library
      val in = ArgIn[Int]
      val out = ArgOut[Int]
10
      setArg(in, input)
11
12
      Accel {
13
        out := in + 4
14
      println("Output: " + getArg(out))
15
16
17
18
```

Spatial is Embedded in Scala

```
1 import spatial._
 2 import org.virtualized._
 4|object HelloSpatial extends SpatialApp {
    @virtualize
    def main(): Unit = {
     val input = args(0).to[Int]
     val in = ArgIn[Int] 
                                      Semicolons are optional
     val out = ArgOut[Int] 
10
      setArg(in, input)
11
12
      Accel {
13
       out := in + 4
14
15
      println("Output: " + getArg(out))
16
17
18
```

Import Statements

```
1 import spatial._
2 import org.virtualized._
  Same in every Spatial program
  (Similar idea to #include in C,
  Identical to import in Java, Python)
```

Import Statements

```
1 import spatial._
        Spatial-specific classes
        (primarily SpatialApp)
2 import org.virtualized._
         Useful macros for nicer
         syntax (more later)
```

Application Object Declaration

```
4 bject HelloSpatial extends SpatialApp {
Spatial applications are always objects
```

Application Object Declaration

```
4 bject HelloSpatial extends SpatialApp {
                           All Spatial applications inherit
Name of application
                            from ("extends") SpatialApp
```

"@virtualize" Annotation

1 import spatial

All functions in Spatial should have this annotation (Allows overloading Scala constructs like if-then-else)

```
@virtualize
```

Spatial's Entry Function: "main()"

```
Spatial's entry function
def main(): Unit = {
```

Spatial's Entry Function: "main()"

```
def main(): Unit = {
                         Function return type
Starts a function
                         (Unit: same as void)
declaration
```

Val Definitions

```
Declares an immutable value named
"input" (value can't be modified later)
    val input = args(0).to[Int]
```

Val Definitions

```
Value types are optional in Scala.
    val input: Int = args(0).to[Int]
```

Val Definitions

```
Scala is statically typed (like C, Java)
Without the ": Int", the type of this
value is inferred by the compiler.
    val input = args(0).to[Int]
```

Method Calls

```
1 import spatial._
```

Round brackets () for value parameters

Square brackets [] are for type parameters

```
val input = args(0).to[Int]
```


Spatial Command-Line Arguments

```
Spatial app's command-line arguments
     val input = args(0).to[Int]
        Conversion from String to Int
```

```
FPGA
 ARM
int in = atoi(argv[1]);
```


Input Arguments (ArgIn)

```
Creates a new register to capture
   a scalar argument from the ARM
     val in = ArgIn[Int]
10
```




Output Arguments (ArgOut)

```
Creates a new scalar argument to
   the ARM from the FPGA
     val out = ArgOut[Int]
11
```




Scalar Transfers (ARM → FPGA)

```
10
     setArg(in, input)
12
   Tells the host ARM to write input
   to scalar argument in on the
```




Accel Block

```
Defines an FPGA computation scope.
Everything in here goes on the FPGA
     set g(in, input)
     Accel {
13
```




Accel Block

```
The types of operations that can
   be done in this scope are limited
   to synthesizable Spatial
13
       out := in + 4
```




Accel Block

```
Accel handles control signals for you.
 It implicitly creates:
 - a start signal (ARM → FPGA)
 - a done signal (FPGA → ARM)
     Accel {
13
```




Implicit Register Reads

```
Implicitly creates a wire from the
     register (ArgIn) in
        out := in + 4
14
```




Register Writes

```
:= creates a write of the value
     in + 4 to the register out
        out := in + 4
14
```




Accel Block Scheduling

```
Accel guarantees that FPGA
    execution completes after all
    operations in this block complete
     Accel {
13
       out := in + 4
14
15
```



Scalar Transfers (FPGA → ARM)


```
Gets the value of the ArgOut out
    from the FPGA back to the ARM
     println("Output: " + getArg(out))
16
```



Printing in Spatial**

```
Prints the output to the terminal
      println("Output: " + getArg(out))
16
```

** Printing in Spatial isn't synthesizable, but it can be used in **host code** and in **debugging** (more in future lectures)



Hello Spatial!

```
1 import spatial._
 2 import org.virtualized._
 4 bject HelloSpatial extends SpatialApp {
    @virtualize
    def main(): Unit = {
      val input = args(0).to[Int]
      val in = ArgIn[Int]
     val out = ArgOut[Int]
10
11
      setArg(in, input)
12
      Accel {
13
        out := in + 4
14
      println("Output: " + getArg(out))
15
16
17
18
```

Custom Types in Spatial

- Now what if we want an ArgIn value that isn't an Int?
- Other options:
 - Custom fixed point types
 - Custom floating point types
 - Structs
 - Vectors

Custom Types

```
3 val input = args(0).to[Int]
4 val in = ArgIn[Int]
6 setArg(in, input)
```

Custom Fixed Point Types

```
1 type Q8_8 = FixPt[FALSE,_8,_8]
                                         N = # of fraction bits
                                        (N from 0 to 128)
                            _{\mathbf{N}} = # of integer bits
 TRUE = Signed
                            (N from 1 to 128)
 FALSE = Unsigned
   0b00000000.00000000
      Integer bits Fraction bits
```

Custom Fixed Point Examples

```
1 type Q8_8 = FixPt[FALSE,_8,_8]
3 type UInt8 = FixPt[FALSE,_8,_0]
5 type LongLong = FixPt[TRUE,_128,_0]
    0b00000000.00000000
      Integer bits Fraction bits
```

Custom Fixed Point Types

```
1 type UInt8 = FixPt[FALSE,_8,_0]
3 val input = args(0).to[UInt8]
4 val in = ArgIn[UInt8]
6 setArg(in, input)
```

Custom Floating Point Types

```
1 type Float = FltPt[_23,_11]
                                       _{\mathbf{N}} = # of exponent bits
_N = # of significand bits + 1
                                       (N from 0 to 128)
(N from 1 to 128)
Includes sign bit!
      0 00000000 x 2^00000000
       Significand bits  Exponent bits
   Sign bit
```

Custom Floating Point Types

```
1 type Half = FltPt[_11,_5]
3 \text{ val input} = args(0).to[Half]
4 val in = ArgIn[Half]
6 setArg(in, input)
```


Predefined Type Aliases

```
1 type Char = FixPt[TRUE,_8,_0]
2 type Short = FixPt[TRUE, 16, 0]
3 type Int = FixPt[TRUE,_32,_0]
4 type Long = FixPt[TRUE,_64,_0]
6 type Half = FltPt[_11,_5] // 754 Half
7 type Float = FltPt[_24,_8] // 754 Single
8 type Double = FltPt[_53,_11] // 754 Double
```

Note About Booleans


```
3 val input = args(0).to[Boolean]
4 val in = ArgIn[Boolean]
6 setArg(in, input)
   Note: For API purposes,
   Boolean is NOT the same as
   single bit fixed point number
   Uses "false" and "true"
   rather than 0 and 1
```

```
1 @struct class MyStruct(
   red:
          Int,
   green: Int,
                   Declares a new Struct type
   blue:
         Int
                   with the given list of fields
```




```
7 val bus = MyStruct(147, 192, 125)
                 Allocates an instance of the struct.
10
                 Note: NO new keyword used
```

In hardware, a struct instance is just a concatenation of wires



```
9 val red = bus.red
                       Creates a reference to the struct
10 val blue = bus.blue
                       field (equivalent to a bit slice)
```



```
7 val bus = MyStruct(147, 192, 125)
 9 | \text{bus.blue} = 45
                  Note: Allocated structs are
10
                  immutable!
                  We can't write to them or
                  change the contents!
```

Nesting Structs

```
1 @struct class RGB(
    red:
         Int,
    green: Int,
    blue: Int
 5
 7 ostruct class RGBA(
    rgb:
         RGB,
    alpha: Int
10)
```

Registers of Custom Types

Note: Registers can hold structs as long as the fields are primitive values (FixPt, FltPt, Boolean) or other primitive-based structs