CustomProcessingUnit: Reverse Engineering and Customization of Intel Microcode

OffensiveCon 2023

Pietro Borrello

Sapienza University of Rome

Roland Czerny

Graz University of Technology

Catherine Easdon

Dynatrace Research & Graz University of Technology

Michael Schwarz

CISPA Helmholtz Center for Information Security

Martin Schwarzl


Graz University of Technology






- PhD from Sapienza University of Rome (defended two days ago)
- Interested in (very) low-level research
- 3x BlackHat speaker
- 2x Pwnie Award recipient






1. Deep dive on CPU μcode






- 1. Deep dive on CPU μcode
- 2. µcode Software Framework





- 1. Deep dive on CPU µcode
- 2. µcode Software Framework
- 3. Case Studies: x86 PAC, µsoftware bp, constant-time div





- 1. Deep dive on CPU µcode
- 2. µcode Software Framework
- 3. Case Studies: x86 PAC, µsoftware bp, constant-time div
- 4. Reverse Engineering of the secret μ code update algorithm

Disclaimer






- This is based on our understanding of CPU Microarchitecture.
- In theory, it may be all wrong.
- In practice, a lot seems right.

How do CPUs work?





Mark Ermolov, Maxim Goryachy & Dmitry Sklyarov Results





• Red Unlock of Atom Goldmont (GLM) CPUs

Mark Ermolov, Maxim Goryachy & Dmitry Sklyarov Results





- Red Unlock of Atom Goldmont (GLM) CPUs
- Extraction and reverse engineering of GLM μcode format

Mark Ermolov, Maxim Goryachy & Dmitry Sklyarov Results





- Red Unlock of Atom Goldmont (GLM) CPUs
- Extraction and reverse engineering of GLM μcode format
- Discovery of undocumented control instructions to access internal buffers


What can you do with access to microarchitectural buffers?




cpuid				

XLAT














μ**code instruction**



OP1	OP2	OP3	SEQW
09282eb80236	0008890f8009	092830f80236	0903e480

Deep Dive into the μ code



U1a54: 09282eb80236

CMPUJZ_DIRECT_NOTTAKEN(tmp6, 0x2, U0e2e)

U1a55: 0008890f8009 U1a56: 092830f80236

SYNC-> CMPUJZ_DIRECT_NOTTAKEN(tmp6, 0x3, U0e30)

tmp8:= ZEROEXT_DSZ32(0x2389)

U1a57: 000000000000


NOP

SEQW: 0903e480

SEQW GOTO U03e4

General Purpose μ code registers






- Architectural: rax, rbx, rcx, ..., r8-r15
- Temporary: tmp0-tmp15 + flag0-flag15
- Remappable Temporary: tmpv0-tmpv3
- Instruction Dependent: r64dst, r64src, r64base, r64idx
- μcode IP: uip0, uip1

$\mu \text{code Memory}$





- Physical Memory (virtually or physically addressable)
- URAM
- Staging Buffer
- Constants ROM

Building a Ghidra µcode Decompiler



```
U32f0: 002165071408
                                 tmp1 := CONCAT DSZ32(0x04040404)
U32f1: 004700031c75
                                 tmp1:= NOTAND DSZ64(tmp5, tmp1)
                                 tmp1:= SHR DSZ64(tmp1. 0x00000001)
U32f2: 006501031231
          01c4c980
                                 SEOW GOTO U44c9
U32f4: 0251f25c0278
                                 UJMPCC DIRECT NOTTAKEN CONDNS(tmp8, U37f2)
U32f5: 006275171200
                                 tmp1:= MOVEFROMCREG DSZ64( . PMH CR EMRR MASK)
                                 BTUJB DIRECT NOTTAKEN(tmpl, 0x0000000b, generate #GP) !m0.ml
U32f6: 186a11dc02b1
          01e15080
                                 SEOW GOTO U6150
U32f8: 000c85e80280
                                 SAVEUIP( , 0x01, U5a85) !m0
U32f9: 000406031d48
                                 tmp1 := AND DSZ32(0x00000006, tmp5)
U32fa: 1928119c0231
                                 CMPUJZ DIRECT NOTTAKEN(tmp1, 0x00000002, generate #GP) !m0,m1
          0187bd80
                                 SEOW GOTO U07bd
U32fc: 00251a032235
                                 tmp2:= SHR DSZ32(tmp5, 0x0000001a)
U32fd: 0062c31b1200
                                 tmp1:= MOVEFROMCREG DSZ64( , 0x6c3)
U32fe: 000720031c48
                                 tmp1:= NOTAND DSZ32(0x00000020, tmp1)
          01c4d580
                                 SEOW GOTO U44d5
```

Building a Ghidra μ code Decompiler



```
void rc4 decrypt(ulong tmp0 i,ulong tmp1 j,byte *ucode patch tmp5,int len tmp6,byte *S tmp7,
3
                   long callback tmp8)
4
5
6
    byte bVarl:
    byte bVar2:
8
9
    do {
0
       tmp0 i = (ulong)(byte)((char)tmp0 i + 1);
      bVarl = S tmp7[tmp0 i];
       tmpl j = (ulong)(byte)(bVarl + (char)tmpl j);
.3
                       /* swap S[i] and S[i] */
.4
       bVar2 = S tmp7[tmpl i];
.5
       S tmp7[tmp0 i] = bVar2;
.6
       S tmp7[tmpl j] = bVarl;
       *ucode patch tmp5 = S tmp7[(byte)(bVar2 + bVar1)] ^ *ucode patch tmp5;
.8
       ucode patch tmp5 = ucode patch tmp5 + 1;
.9
       len tmp6 += -1;
20
     } while (len tmp6 != 0);
21
     (*(code *)(callback tmp8 * 0x10))();
22
     return:
23 }
24
```









CPU controls its internal units through the CRBUS

 $\bullet \;\; \mathsf{MSRs} \to \mathsf{CRBUS} \; \mathsf{addr}$





- $\bullet \;\; \mathsf{MSRs} \to \mathsf{CRBUS} \; \mathsf{addr}$
- Control and Status registers





- $\bullet \;\; \mathsf{MSRs} \to \mathsf{CRBUS} \; \mathsf{addr}$
- Control and Status registers
- SMM configuration





- ullet MSRs o CRBUS addr
- Control and Status registers
- SMM configuration
- Post Silicon Validation features (LDAT)

Accessing the μ code Sequencer





 \bullet The $\mu code$ Sequencer manages the access to $\mu code$ ROM and RAM

Accessing the µcode Sequencer





- \bullet The $\mu code$ Sequencer manages the access to $\mu code$ ROM and RAM
- $\rightarrow\,$ The LDAT has access to the $\mu code$ Sequencer

Accessing the μ code Sequencer





- \bullet The $\mu code$ Sequencer manages the access to $\mu code$ ROM and RAM
- $\rightarrow\,$ The LDAT has access to the $\mu code$ Sequencer
- ightarrow We can access the LDAT through the CRBUS

Accessing the μ code Sequencer





- \bullet The $\mu code$ Sequencer manages the access to $\mu code$ ROM and RAM
- $\rightarrow\,$ The LDAT has access to the $\mu code$ Sequencer
- ightarrow We can access the LDAT through the CRBUS
- $\rightarrow\,$ If we can access the CRBUS we can control $\mu code!$

udbgrd and udbgwr





Mark Ermolov, Maxim Goryachy & Dmitry Sklyarov discovered the existance of two secret instructions that can access (RW):

- System agent
- URAM
- Staging buffer
- I/O ports
- Power supply unit

udbgrd and udbgwr





Mark Ermolov, Maxim Goryachy & Dmitry Sklyarov discovered the existance of two secret instructions that can access (RW):

- System agent
- URAM
- Staging buffer
- I/O ports
- Power supply unit
- CRBUS

e.g., Writing to the CRBUS



```
def CRBUS_WRITE(ADDR, VAL):
   udbgwr(
    rax: ADDR,
   rbx|rdx: VAL,
   rcx: 0,
)
```

Program LDAT from the CRBUS



Reverse engineer patterns of how the CPU itself accesses the CRBUS

```
//Decompile of: U2782 - part of ucode update routine
write_8 (crbus_06a0, (ucode_address - 0 \times 7c00);
MSLOOPCTR = (*(ushort *)((long)ucode_update_ptr + 3) - 1);
syncmark():
if ((in\_ucode\_ustate \& 8) != 0) {
  syncfull();
  write_8 (crbus_06a1 .0 x 30400):
  ucode_ptr = (ulong *)((long)ucode_update_ptr + 5);
  do {
    ucode_qword = *ucode_ptr;
    ucode_ptr = ucode_ptr + 1;
    write_8 ( crbus_06a4 . ucode_gword ) :
    write_8 ( crbus_06a5 , ucode_qword >> 0x20 );
    syncwait();
    MSLOOPCTR = 1;
   while (-1 < MSLOOPCTR);
```

Writing to the µcode Sequencer



```
def ucode_sequencer_write(SELECTOR, ADDR, VAL):
 CRBUS [0x6a1] = 0x30000 | (SELECTOR << 8)
 CRBUS[0x6a0] = ADDR
 CRBUS[0x6a4] = VAL & Oxffffffff
 CRBUS [0x6a5] = VAL >> 32
 CRBUS [0x6a1] = 0
with SELECTOR:
 2 -> SEQW PATCH RAM
 3 -> MATCH & PATCH
 4 -> UCODE PATCH RAM
```


Match & Patch 101



Redirects execution from μ code ROM to μ code RAM to execute patches.

The first μ code Framework





Leveraging udb grd/wr we can patch $\mu code$ via software

The first μ code Framework






Leveraging udbgrd/wr we can patch μcode via software

• Completely observe CPU behavior

The first μ code Framework





Leveraging udbgrd/wr we can patch μcode via software

- Completely observe CPU behavior
- Completely control CPU behavior

The first µcode Framework





Leveraging udbgrd/wr we can patch μcode via software

- Completely observe CPU behavior
- Completely control CPU behavior
- All within a BIOS or kernel module

μ**code Framework**





Patch $\mu code$

$\mu \textbf{code Framework}$





Patch μ code



Hook μcode

$\mu \textbf{code Framework}$





Patch µcode



Hook μcode



Trace $\mu code$

$\mu \text{code patches}$





We can change the CPU's behavior.

$\mu \text{code patches}$





We can change the CPU's behavior.

• Change microcoded instructions

$\mu \text{code patches}$





We can change the CPU's behavior.

- Change microcoded instructions
- Add functionalities to the CPU

μcode patch Hello World!



```
.patch 0x0428 # RDRAND ENTRY POINT
.org 0x7c00
rax:= ZEROEXT_DSZ64(0x6f57206f6c6c6548) # 'Hello Wo'
rbx:= ZEROEXT_DSZ64(0x21646c72) # 'rld!\x00'
UEND
```

μcode patch Hello World!



```
.patch 0x0428 # RDRAND ENTRY POINT
.org 0x7c00
rax:= ZEROEXT_DSZ64(0x6f57206f6c6c6548) # 'Hello Wo'
rbx:= ZEROEXT_DSZ64(0x21646c72) # 'rld!\x00'
UEND
```

- 1. Assemble μcode
- 2. Write μcode at 0x7c00
- 3. Setup Match & Patch: $0x0428 \rightarrow 0x7c00$
- 4. rdrand → "Hello World!"





```
.patch 0x0428 # RDRAND ENTRY POINT
.org 0x7c00
rax:= LDPPHYS_DSZ64(0x7b000000) # SMROM ADDR
UF.ND
```




```
.patch 0x0428 # RDRAND ENTRY POINT
.org 0x7c00
tmp2:= ZEROEXT_DSZ64(0x0)
MOVETOCREG_DSZ64(tmp2, CR_SMRR_MASK) # DISABLE SMM MEMORY RANGE
rax:= LDPPHYS_DSZ64(0x7b000000) # SMROM ADDR
UF.ND
```



```
.patch 0x0428 # RDRAND ENTRY POINT
.org 0x7c00
tmp1:= MOVEFROMCREG_DSZ64(CR_SMRR_MASK)
tmp2:= ZEROEXT_DSZ64(0x0)
MOVETOCREG_DSZ64(tmp2, CR_SMRR_MASK) # DISABLE SMM MEMORY RANGE
rax:= LDPPHYS_DSZ64(0x7b000000) # SMROM ADDR
UF.ND
```



```
.patch 0x0428 # RDRAND ENTRY POINT
.org 0x7c00
tmp1:= MOVEFROMCREG_DSZ64(CR_SMRR_MASK)
tmp2:= ZEROEXT_DSZ64(0x0)
MOVETOCREG_DSZ64(tmp2, CR_SMRR_MASK) # DISABLE SMM MEMORY RANGE
rax:= LDPPHYS_DSZ64(0x7b000000) # SMROM ADDR
MOVETOCREG_DSZ64(tmp1, CR_SMRR_MASK)
UF.ND
```



x86 PAC

Pointer Authentication Codes



ARM mitigation:

protect pointers from corruption using a cryptographic signature

Pointer Authentication Codes



ARM mitigation:

protect pointers from corruption using a cryptographic signature

 pacia ptr, ctx → sign pointer ptr using salt ctx 0x1337 → 0xaced000000001337

Pointer Authentication Codes



ARM mitigation:

protect pointers from corruption using a cryptographic signature

- pacia ptr, ctx → sign pointer ptr using salt ctx 0x1337 → 0xaced000000001337
- autia ptr, ctx → authenticate pointer ptr using salt ctx 0xaced00000001337 -> 0x1337 0xaced0000000013ff -> 0xdead0000000013ff

x86 Pointer Authentication Codes



ARM x86 mitigation:

protect pointers from corruption using a cryptographic signature

- pacia verw (ptr, ctx, 1) \rightarrow sign pointer ptr using salt ctx 0x1337 -> 0xaced000000001337
- autia verr (ptr, ctx, 1) → authenticate pointer ptr using salt ctx 0xaced00000001337 -> 0x1337 0xaced0000000013ff -> 0xdead000000013ff

x86 Pointer Authentication Codes - implementation



- Single-round SipHash for fast keyed-hashing
- PAC key stored in an internal CPU buffer
- 54 μ ops $\rightarrow \sim$ 25 cycles PAC operation

PACMAN Attack





Bruteforce PAC using speculative execution





Bruteforce x86 PAC using speculative execution

```
if (condition):
  auth_ptr <- aut(ptr) // speculatively executed
  load(auth_ptr) // never loaded</pre>
```





Bruteforce **x86** PAC using speculative execution

```
if (condition):
  auth_ptr <- aut(ptr) // speculatively executed
  load(auth_ptr) // never loaded</pre>
```

our 54 μ ops fill the speculative window!





Attack a weaker version of x86 PAC (1/2 round SipHash)







• Speculation Barrier





 $\bullet \ \, \mathsf{Speculation} \ \, \mathsf{Barrier} \! \to \mathsf{high} \ \, \mathsf{overhead} \, + \, \mathsf{partial} \, \, \mathsf{protection} \\$





- $\bullet \ \, \mathsf{Speculation} \ \, \mathsf{Barrier} \!\! \to \mathsf{high} \ \, \mathsf{overhead} \, + \, \mathsf{partial} \, \, \mathsf{protection} \\$
- Make aut fault when invalid PAC






- Speculation Barrier→ high overhead + partial protection
- Make aut fault when invalid PAC
- Always remove signature from pointer
 - \rightarrow pointer access always valid on speculative paths

μ**software breakpoints**

Breakpoint Flow





$\mu \text{software breakpoints}$



Patch int3 to implement breakpointing logic directly in µcode

- Avoid interrupt overhead (~50x faster)
- Avoid context switch overhead (~1000x faster)
- ullet o 10 cycles for a breakpoint

$\mu \text{software bp for binary fuzzing}$



Implement fuzzing coverage collection in µcode

```
.patch 0xa78 # int3 entry point
let [cov_map] := tmp1
let [rip] := tmp0
# load address of coverage map from staging buffer
[cov_map] := LDSTGBUF_DSZ64_ASZ16_SC1(0xba00)
# get instruction pointer low bits
[rip]:= ZEROEXT DSZ64(IMM MACRO ALIAS RIP) !mO
[rip]:= AND DSZ64(Oxffff, [rip])
# set coverage for basic block
STADPPHYS_DSZ8_ASZ64_SC1([cov_map], [rip], 0x01)
```



The div instruction latency depends on the input data



The div instruction latency depends on the input data

• Side channel attacks can infer input data



The div instruction latency depends on the input data

- Side channel attacks can infer input data
- ullet 2/1 ightarrow 22 cycles



The div instruction latency depends on the input data

- Side channel attacks can infer input data
- $\bullet \ \ 2/1 \rightarrow 22 \ \text{cycles}$
- $\bullet \ 0x113371337/1 \rightarrow 40 \ cycles$

Software Constant-Time division



Software $\operatorname{\mathtt{div}}$ implementation mitigates the issue

Software Constant-Time division



Software $\operatorname{\mathtt{div}}$ implementation mitigates the issue

 $\bullet \ \ \text{High overhead} \rightarrow \sim 700 \ \text{cycles}$

Software Constant-Time division



Software div implementation mitigates the issue

- High overhead $\rightarrow \sim$ 700 cycles
- Need compilation pass or binary patching

μcode Constant-Time division



```
.org 0x7c00
let [dividend] := rax:
                                  let [temp1]
                                                 := tmp3
let [divisor] := revi
                                  let [temp21
                                                 te ten4
let [size] := 0x3f;
                                  let [temp3]
                                                 := tmp5
let [quotient] := tmp0;
                                  let [temp4]
                                                := tmp7
let [temp] := tmp1;
                                  let [temp5]
                                                := tmp8
              := tmn2:
                                  let [comp]
                                                 := tmn6
[temp] := ZEROEXT_DSZ64(0x0);
                                  [il := SERORYT DS264/[size])
[quotient] := ZEROEXT DSZ64(0x0)
UJMPCC_DIRECT_NOTTAKEN_CONDB([i], <end>)
[temp1]:= SHL DSZ64([temp], 0x1)
[temp2]:= SHR_DSZ64([dividend], [i])
[temp2]:= AND_DS264([temp2], 0x1)
[temp] := OR DSZ64([temp1], [temp2])
[comp] := SUB_DSZ64([divisor], [temp])
[temp3]:= SELECTCC DSZ64 CONDB([comp], [divisor])
[temp] := SUB DSZ64([temp3], [temp])
[temp4]:= SHL_DS264(0x1, [i])
[temp5]:= SELECTCC DSZ64 CONDB([comp], [temp4])
[quotient] := OR_DSZ64([quotient], [temp5])
[i] := SUB_DS264(0x1, [i]) SEQW GOTO <loop>
<end>
rax := ZEROEXT DSZ64([quotient])
rdx := ZEROEXT DSZ64(0x0)
```

We can patch the div instruction to be constant time

μcode Constant-Time division



```
let [dividend] := rax:
                                   let [temp1]
                                                 := tmp3
let [divisor] := revi
                                   let [temp21
                                                 te tmp4
let [size] := 0x3f;
                                   let [temp3]
                                                 := tmp5
let [quotient] := tmp0;
                                  let [temp4]
                                                 := tmp7
let [temp] := tmp1;
                                  let [temp5]
              t= tmn2:
                                   let [comp]
                                                 := tmn6
[temp] := ZEROEXT_DSZ64(0x0);
                                   [il := SERORYT DS264/[size])
[quotient] := ZEROEXT DSZ64(0x0)
UJMPCC_DIRECT_NOTTAKEN_CONDB([i], <end>)
[temp1]:= SHL DSZ64([temp], 0x1)
[temp2]:= SHR_DSZ64([dividend], [i])
[temp2]:= AND_DS264([temp2], 0x1)
[temp] := OR DSZ64([temp1], [temp2])
[comp] := SUB_DSZ64([divisor], [temp])
[temp3]:= SELECTCC DSZ64 CONDB([comp], [divisor])
[temp] := SUB DSZ64([temp3], [temp])
[temp4]:= SHL_DS264(0x1, [i])
[temp5]:= SELECTCC DSZ64 CONDB([comp], [temp4])
[quotient] := OR_DSZ64([quotient], [temp5])
[i] := SUB_DS264(0x1, [i]) SEQW GOTO <loop>
cendo
rax := ZEROEXT DSZ64([quotient])
rdx := ZEROEXT DSZ64(0x0)
```

We can patch the div instruction to be constant time

• Reduced overhead $\rightarrow \sim$ 400 cycles

μcode Constant-Time division



```
let [dividend] := rax:
                                   let [temp1]
                                                 := tmp3
let [divisor] := revi
                                   let [temp21
                                                 te tmp4
let [size] := 0x3f;
                                   let [temp3]
                                                 := tmp5
let [quotient] := tmp0;
                                   let [temp4]
                                                 := tmp7
let [temp]
           := tmp1;
                                   let [temp5]
              t= tmn2:
                                   let [comp]
                                                 := tmn6
[temp] := ZEROEXT_DSZ64(0x0);
                                   [il := SERORYT DS264/[size])
[quotient] := ZEROEXT DSZ64(0x0)
UJMPCC_DIRECT_NOTTAKEN_CONDB([i], <end>)
[temp1]:= SHL DSZ64([temp], 0x1)
[temp2]:= SHR_DSZ64([dividend], [i])
[temp2]:= AND_DS264([temp2], 0x1)
[temp] := OR DSZ64([temp1], [temp2])
[comp] := SUB_DSZ64([divisor], [temp])
[temp3]:= SELECTCC DSZ64 CONDB([comp], [divisor])
[temp] := SUB DSZ64([temp3], [temp])
[temp4]:= SHL_DS264(0x1, [i])
[temp5]:= SELECTCC DSZ64 CONDB([comp], [temp4])
[quotient] := OR_DSZ64([quotient], [temp5])
[i] := SUB_DS264(0x1, [i]) SEQW GOTO <loop>
cendo
rax := ZEROEXT DSZ64([quotient])
rdx := ZEROEXT DSZ64(0x0)
```

We can patch the div instruction to be constant time

- Reduced overhead $\rightarrow \sim$ 400 cycles
- Transparent to the running program

μ code hooks





Install µcode hooks to observe events.

- \bullet Setup Match & Patch to execute custom μ code at certain events
- Resume execution

Make your own performance counter

.org 0x7da0



We can make the CPU to react to certain μ code events, e.g., verw executed

```
tmp0:= ZEROEXT_DSZ64(<counter_address>)
tmp1:= LDPPHYSTICKLE_DSZ64_ASZ64_SC1(tmp0)
tmp1:= ADD_DSZ64(tmp1, Ox1) # INCREMENT COUNTE
STADPPHYSTICKLE_DSZ64_ASZ64_SC1(tmp0, tmp1)
UJMP(OxXXXX + 1) # JUMP TO NEXT UOP
```

.patch OxXXXX # INSTRUCTION ENTRY POINT


Make your own performance counter



We can make the CPU to react to certain μ code events, e.g., verw executed


```
.patch OxXXXX # INSTRUCTION ENTRY POINT
.org 0x7da0
tmp0:= ZEROEXT_DSZ64(<counter_address>)
tmp1:= LDPPHYSTICKLE_DSZ64_ASZ64_SC1(tmp0)
tmp1:= ADD_DSZ64(tmp1, Ox1) # INCREMENT COUNTER
STADPPHYSTICKLE_DSZ64_ASZ64_SC1(tmp0, tmp1)
UJMP(OxXXXX + 1) # JUMP TO NEXT UOP
```






- 1. dump timestamp
- 2. disable hook
- 3. continue






- 1. dump timestamp
- 2. disable hook
- 3. continue






- 1. dump timestamp
- 2. disable hook
- 3. continue






- 1. dump timestamp
- 2. disable hook
- 3. continue






- 1. dump timestamp
- 2. disable hook
- 3. continue






- 1. dump timestamp
- 2. disable hook
- 3. continue






- 1. dump timestamp
- 2. disable hook
- 3. continue






- 1. dump timestamp
- 2. disable hook
- 3. continue






- 1. dump timestamp
- 2. disable hook
- 3. continue






- 1. dump timestamp
- 2. disable hook
- 3. continue





- 1. dump timestamp
- 2. disable hook
- 3. continue





- 1. dump timestamp
- 2. disable hook
- 3. continue

Reversing μ code updates





μcode update algorithm has always been kept secret by Intel Let's trace the execution of a μcode update!

- Trigger a μcode update
- Trace if a microinstruction is executed
- Repeat for all the possible μcode instructions
- Restore order



wrmsr




wrmsr move ucode patch to 0xfeb01000






















































μcode update - RC4



Used to decrypt updates

- 16B per-CPU-model key, 32B per-update nonce \rightarrow expanded to 256B
- Discard first 512 bytes to reduce bias
- \bullet Attacks on RC4 use $>1 \mbox{-}000 \mbox{-}000$ ciphertexts \rightarrow only 453 public updates :(

μcode update - RSA



Used to check update signature

- 2048 bits, PKCS#1 v1.5 padding
- RSA modulus and exponent hardcoded
- Signature checks:
 - security revision
 - cpuid values
 - nonce
 - decrypted update



The temporary physical address where μ code is decrypted.

ightarrow Used as secure memory



```
The temporary physical address where \mucode is decrypted.
                             \rightarrow Used as secure memory
> sudo cat /proc/iomem | grep feb00000
```

: (



The temporary physical address where μ code is decrypted. \rightarrow Used as secure memory



• Dynamically enabled by the CPU





- Dynamically enabled by the CPU
- Access time: about 20 cycles





- Dynamically enabled by the CPU
- Access time: about 20 cycles
- Content not shared between cores





- Dynamically enabled by the CPU
- Access time: about 20 cycles
- Content not shared between cores
- Can fit 64-256Kb of valid data





- Dynamically enabled by the CPU
- Access time: about 20 cycles
- Content not shared between cores
- Can fit 64-256Kb of valid data
- Replacement policy on the content?!





- Dynamically enabled by the CPU
- Access time: about 20 cycles
- Content not shared between cores
- Can fit 64-256Kb of valid data
- Replacement policy on the content?!
- It's a special CPU view on the L2 cache!

$\mu \text{code update - Secure Memory Race Conditions}$



Can we corrupt the μ code after decryption but before being applied

• Each core has a private Secure Memory area

$\mu \text{code update - Secure Memory Race Conditions}$



Can we corrupt the μ code after decryption but before being applied

- Each core has a private Secure Memory area
- wrmsr → Hyperthreading disabled during update

μcode update - Secure Memory Race Conditions




Can we corrupt the μ code after decryption but before being applied

- Each core has a private Secure Memory area
- wrmsr → Hyperthreading disabled during update
- $\bullet \ \, \mathsf{Secure} \,\, \mathsf{Memory} \,\, \mathsf{only} \,\, \mathsf{enabled} \,\, \mathsf{during} \,\, \mathsf{updates} \, \to \, \mathsf{read} \,\, \mathsf{0xff} \,\,$


$\mu \text{code update - Architectural Attacks - The Memory Sinkhole}$






μcode update - Architectural Attacks - The Memory Sinkhole





$\mu \text{code update - Architectural Attacks - The Memory Sinkhole}$





$\mu \text{code update - Microarchitectural Attacks}$



Can we transiently leak µcode updates?

ullet Fallout/MDS o No hyperthreading

$\mu \text{code update - Microarchitectural Attacks}$



Can we transiently leak µcode updates?

- Fallout/MDS → No hyperthreading
- L1TF → Only leaks of internal buffers (L1)

$\mu \text{code update - Microarchitectural Attacks}$



Can we transiently leak µcode updates?

- Fallout/MDS → No hyperthreading
- L1TF → Only leaks of internal buffers (L1)
- Inverse ÆPIC Leak → Internal buffers flushed

μcode update - Fault Injection Attacks (preliminary idea)



Can we induce faults and skip checks?

• We found no real fault-injection protection

μcode update - Fault Injection Attacks (preliminary idea)



Can we induce faults and skip checks?

- We found no real fault-injection protection
- Signature check operations seems the most profitable

μcode update - Fault Injection Attacks (preliminary idea)



Can we induce faults and skip checks?

- We found no real fault-injection protection
- Signature check operations seems the most profitable
- ullet The update is not persistent o repeat attack at each boot

Parsing µcode updates




```
00000000: 0102 007c 3900 0a00 3f88 4bed c000 080c
                                                   ... 19...?.K....
00000010: 0b01 4780 0000 0a00 3f88 4fad 0003 0a00
                                                   ..G....?.D....
00000020: 2f20 4b2d 8002 080c 0322 4740 a903 0a00
                                                   / K-...."G@....
00000030: 2f20 4f6d 1902 0002 0353 6380 c000 3002
                                                   / Nm....Sc...O.
00000040: b8a6 6be8 0000 0002 0320 63c0 0003 f003
                                                   ..k..... c....
00000050: f8a6 6b28 c000 0800 03c0 0bed 0000 0b10
                                                   ..k(........
00000060: 7f00 0800 8001 3110 0300 a140 c000 310c
                                                   . . . . . . 1 . . . . @ . . 1 .
00000070: 0300 0700 0000 4012 0b30 6210 0003 4b1c
                                                   00000080: 7f00 0440 c000 3112 0310 2400 0000 310c
                                                   ...@..1...$...1.
00000090: 0300 01c0 0003 0800 03c0 0fad 0002 00d2
```

Parsing μ code updates



A μ code update is bytecode: the CPU interprets commands from the μ code update



$\mu \textbf{code decryptor}$





 \bullet Create a parser for $\mu code$ updates

μ**code decryptor**





- \bullet Create a parser for μ code updates
- \bullet Automatically collect existing $\mu code$ (s) for GLM

μ**code decryptor**





- Create a parser for μcode updates
- \bullet Automatically collect existing $\mu code$ (s) for GLM
- Decrypt all GLM updates

μ**code decryptor**





- Create a parser for μcode updates
- Automatically collect existing μcode (s) for GLM
- Decrypt all GLM updates

github.com/pietroborrello/CustomProcessingUnit/ucode_ collection






• Deepen understanding of modern CPUs with μcode access





- Deepen understanding of modern CPUs with μcode access
- ullet Develop a static and dynamic analysis framework for $\mu code$:





- Deepen understanding of modern CPUs with μcode access
- ullet Develop a static and dynamic analysis framework for $\mu code$:
 - μcode decompiler
 - μcode assembler
 - $\bullet \ \ \, \mu code \,\, patcher$
 - $\bullet \ \ \, \mu code \; tracer$





- Deepen understanding of modern CPUs with μcode access
- \bullet Develop a static and dynamic analysis framework for $\mu code$
 - μcode decompiler
 - μcode assembler
 - μcode patcher
 - μcode tracer
- Let's control our CPUs!

 $\verb|github.com/pietroborrello/CustomProcessingUnit|\\$