

# Pietro Giuseppe Bressana

# PERSONAL INFORMATION

DATE OF BIRTH: 18 October 1989

NATIONALITY: Italian

ADDRESS: Faculty of Informatics, Università della Svizzera italiana (USI),

Via Giuseppe Buffi 13, 6904 Lugano, Switzerland.

PHONE: +39 3478273694

EMAIL: pietro.bressana@usi.ch

SKYPE: Pietro Bressana

GOOGLE SCHOLAR ID: Pietro Bressana

### **EDUCATION**

SEPTEMBER 2016 PhD Candidate in Computer Science Università della Svizzera Italiana (USI), Via Giuseppe Buffi 13, 6904 Lugano, Switzerland. **PRESENT** Advisor: Prof. Robert Soulé FEBRUARY 2013 Master's degree, Computer Engineering Politecnico di Milano, DECEMBER 2015 Piazza Leonardo da Vinci, 32, 20133 Milano, Italy. Thesis date: 18 DECEMBER 2015 OCTOBER 2008 Bachelor's degree, Electronic Engineering Politecnico di Milano, Piazza Leonardo da Vinci, 32, 20133 Milano, Italy. FEBRUARY 2013 Diploma, Scientific High School SEPTEMBER 2003 Liceo Scientifico Leonardo da Vinci, JULY 2008 Via Stazione, 1, 26013 Crema, Italy.

#### **EMPLOYMENT HISTORY**

AUGUST 2016

**Research Assistant** 

(one month) Università della Svizzera Italiana (USI),

Via Giuseppe Buffi 13, 6904 Lugano, Switzerland.

Main activity: Leading the efforts to implement and evaluate

consensus protocols in NetFPGA SUME boards and training a PhD student in programming NetFPGAs,  $\,$ 

within NetPaxos research project.

Advisors: Prof. Robert Soulé and Prof. Rolf Krause

**JUNE 2016** 

**Research Assistant** 

Università della Svizzera Italiana (USI),

JULY 2016 | Via Giuseppe Buffi 13, 6904 Lugano, Switzerland.

*Main activity*: Installation, setup and configuration of the new cluster that will be used by the Institute of Computational Science (ICS).

Advisor: Prof. Rolf Krause

FEBRUARY 2016

**Research Assistant** 

- Università della Svizzera Italiana (USI),

MAY 2016 | Via Giuseppe Buffi 13, 6904 Lugano, Switzerland.

Main activity: Leading the efforts to implement and evaluate

consensus protocols in NetFPGA SUME boards and training a PhD student in programming NetFPGAs,  $\,$ 

within NetPaxos research project.

Advisors: Prof. Robert Soulé and Prof. Fernando Pedone

#### **ACADEMIC EXPERIENCE**

APRIL 2017

**Attending NetFPGA Developers Summit 2017** 

The Computer Laboratory.

University of Cambridge, United Kingdom.

MARCH 2017

Leading a demo about Emu project at University Booth

Emu: Rapid FPGA Prototyping of Network Services in C#.

Salvator Galea, Nik Sultana, Pietro Bressana, David Greaves, Robert

Soulé, Andrew W. Moore, and Noa Zilberman. Design, Automation and Test in Europe (DATE17)

Lausanne, Switzerland.

DECEMBER 2016

**Visiting PhD Student** 

(two weeks) | The Computer Laboratory.

University of Cambridge, United Kingdom.

Advisor: Dr. Noa Zilberman

AUGUST 2016

Sub-reviewer

The International Conference on Reconfigurable Computing and FPGAs

(ReConFig 2016). Cancun, Mexico.

Reviewer: Prof. Robert Soulé

JUNE 2015

Visitor

Design Automation Conference 2015.

San Francisco, USA.

#### Emu

JANUARY 2017

**PRESENT** 

Emu is a framework for network functions on FPGAs, which builds upon Kiwi, a HLS compiler that allows computational scientists to program FPGAs with .NET code.

The goal of Emu is to make it easy for software developers with no expertise in hardware languages to quickly develop, test, and deploy network applications on an FPGA.

Moreover, using Emu, developers can run their network functions as normal processes, using virtual or real NICs, and using network simulators, simplifying debugging and testing.

Indeed, the current implementation of Emu supports CPUs, simulation environments, and FPGAs.

Further, Emu provides debugging and profiling tools that enable developers to inspect the behavior of the application at runtime.

## **NetPaxos**

FEBRUARY 2016

AUGUST 2016

The goal of this project is to develop a new set of optimized consensus protocols that leverage recent advances in network programmability and hardware design.

These protocols will dramatically improve the performance of storage and replication systems that are the fundamental infrastructure for distributed and cloud computing services.

My main task as a research assistant was to implement Paxos consensus protocol inside NetFPGA SUME boards using Connectal Framework (Cornell University), NetFPGA SUME Framework (Cambridge University) and Xilinx SDNet.

Project website: www.inf.usi.ch/faculty/soule/netpaxos.html

#### exaFPGA

OCTOBER 2014

DECEMBER 2015

This project focuses on automatic hardware acceleration of C code with an explicit focus on power/performance metric, for the next generation of super-computing platforms. which is expected to deliver unprecedented performance for the benefit of all the scientific disciplines involving huge amount of computations.

As a master's student, I was in charge to design and to build the multi-FPGA architecture of the system.

Project website: exafpga.necst.it

#### Conference publications TITLE Emu: Rapid Prototyping of Networking Services. Nik Sultana, Salvator Galea, David Greaves, Marcin Wójcik, Jonny Ship-**AUTHORS** ton, Richard Clegg, Luo Mai, Pietro Bressana, Robert Soulé, Richard Mortier, Paolo Costa, Peter Pietzuch, Jon Crowcroft, Andrew W Moore, Noa Zilberman. **SUBMITTED** The 2017 USENIX Annual Technical Conference (USENIX ATC '17). URL https://atc17.usenix.hotcrp.com/paper/202?cap=0202a47MuHT4J7dc A Polyhedral Model-based Framework for Dataflow Implementation TITLE on FPGA devices of Iterative Stencil Loops. Giuseppe Natale, Giulio Stramondo, Pietro Bressana, Riccardo Cattaneo, **AUTHORS** Donatella Sciuto, Marco D. Santambrogio. International Conference On Computer Aided Design (ICCAD) 2016. **SUBMITTED** http://ieeexplore.ieee.org/document/7827654/ Url Url http://dl.acm.org/citation.cfm?id=2966995 **Technical** reports TITLE Network Hardware-Accelerated Consensus. Huynh Tu Dang, Pietro Bressana, Han Wang, Ki Suh Lee, Hakim Weath-**AUTHORS** erspoon, Marco Canini, Fernando Pedone, Robert Soulé. **SUBMITTED** Arxiv - May 2016. http://arxiv.org/abs/1605.05619 URL USI Technical Report Series in Informatics - March 2016. **SUBMITTED** http://www.inf.usi.ch/faculty/soule/usi-tr-2016-03.pdf Url

| <b>FPGA</b> s     |   |
|-------------------|---|
| Languages         | Verilog, C, Bluespec BSV, VHDL, P4, PX.   |
| Tools             | Xilinx Vivado, VivadoHLS, SDK, Xilinx ISE, Xilinx SDNet,<br>NetFPGA SUME framework (Cambridge University),<br>Connectal framework (Cornell University), Bluespec,<br>FLEXid license management. |
| Boards            | NetFPGA SUME, VC707, VC709, ZC702, Avnet Spartan-6 LX9 MicroBoard.  |
| DEVICES           | Virtex7, Zynq, Spartan6, Opsero FPGADrive FMC NVMe,<br>Cypress QDRII+ SRAM, Micron DDR3 SDRAM SODIMM,<br>uSD card (SD-mode and SPI-mode).   |
| IPs               | PLDA QuickPCIe, Xilinx Aurora, Xilinx DCM and PLL, Xilinx MIG, Xilinx PCIe, Xilinx Microblaze, Xilinx Partial Reconfiguration, OpenCores SDSPI SD-card controller .                             |
| $\muCs$           |   |
| LANGUAGES         | C   |
|                   |   |
| Tools             | Arduino IDE, Fritzing.  |
| Boards            | Arduino UNO, Arduino pro mini.  |
| DEVICES           | ATmega328P, Wi-Fi (ESP8266), Bluetooth (BLE 4.0), GPS, GSM, Accelerometer, Magnetometer, Gyro.  |
| PCB Design        |   |
| Tools             | Autodesk EAGLE, custom PCB manufacturing flow.  |
| 3D Modeling       |   |
| Tools             | Google SketchUp, Ultimaker Cura.  |
| Devices           | Ultimaker 2+.   |
| Other<br>Skills   |   |
| Languages         | C, Java, Python, MATLAB, SQL, LaTeX, Bash Scripting, HTML, P4.  |
| Tools             | MATLAB, Eclipse, Eclipse JEE, MySQL, Python Kernprof, GitHub, Slurm, XCat, Pacemaker, Corosync, Ganglia, Paraview, Intel DPDK, Callgrind, Kcachegrind.  |
| OPERATING SYSTEMS | Linux (Ubuntu, CentOS), Microsoft Windows, Apple Mac OSX.   |

# **LANGUAGES**

1

| ITALIAN | Mother tongue.                    |
|---------|-----------------------------------|
| English | Professional working proficiency. |
| FRENCH  | Basic knowledge.                  |

# **COURSES**

First Certificate in English, Level B2.

Autocad basic course.

European computer driving licence (ECDL).

Basic course on safety, Politecnico di Milano.

Hazard analysis and critical control points (HACCP).

# **DRIVING LICENSE**

TYPE B (cars).

# **VOLUNTEER WORK**

| 2003 - 2017 | Volunteer, Catholic Agency for International Aid and Development,<br>Caritas Cremonese, Cremona (Italy).    |
|-------------|---|
| 2003 - 2017 | Volunteer and Team leader, Food gathering management,<br>Fondazione Banco Alimentare Onlus, Milano (Italy). |
| 2005 - 2017 | IT Responsible, Parrocchia San Vittore Martire, Agnadello (Italy).  |
| 2005 - 2017 | Barista, Oratorio San Giovanni Bosco, Agnadello (Italy).  |