

Pietro Giuseppe Bressana

CONTACT INFORMATION

WEB	pietrobressana.github.io
EMAIL	pietro.bressana@usi.ch

PROFESSIONAL PROFILE

I have recently obtained a PhD in computer science from Università della Svizzera italiana (Lugano, Switzerland), under the supervision of Prof. Robert Soulé and Prof. Noa Zilberman. My research interests include programmable data planes, network debugging, network storage acceleration and FPGA-based hardware design.

Before starting my PhD degree, I worked as a research assistant for seven months at USI. I received my bachelor's degree in Electronic Engineering and my master's degree in Computer Engineering, both from Politecnico di Milano.

EDUCATION

2016	PhD Candidate in Computer Science
2020	Università della Svizzera Italiana (USI), Switzerland
2015	Master's degree, Computer Engineering
	Politecnico di Milano, Italy
2013	Bachelor's degree, Electronic Engineering
	Politecnico di Milano, Italy

PROFESSIONAL EXPERIENCE

2016	Teaching Assistant
2020	Università della Svizzera Italiana (USI), Switzerland
2018	Intern, Storage Architecture Research Group
	Western Digital Research, Milpitas, CA, USA
2016	Research Assistant, Distributed Systems Group
	Università della Svizzera Italiana (USI), Switzerland

LANGUAGES

Italian	Native
English	Full Professional Proficiency
French	Basic

RESEARCH PROJECTS

2017	PTA (USI & University of Cambridge)
2020	A Portable Test Architecture
2017	Emu (USI & University of Cambridge)
	A framework for network functions on FPGAs
2016	NetPaxos (USI)
	Consensus as a network service
2015	exaFPGA (Politecnico di Milano)
	Hardware acceleration for the next generation of super-computing platforms

SELECTED PUBLICATIONS

- 2020 | **Trading Latency for Compute in the Network**
Pietro Bressana, Noa Zilberman, Dejan Vucinic, Robert Soulé
Workshop on Network Application Integration/CoDesign, ACM SIGCOMM 2020 (NAI 2020)
[Link to ACM Digital Library](#)
- 2020 | **P4xos: Consensus as a Network Service**
Tu Dang, Pietro Bressana, Han Wang, Ki Suh Lee, Noa Zilberman, Hakim Weatherspoon, Marco Canini, Fernando Pedone, Robert Soulé
IEEE/ACM Transactions on Networking
[Link to IEEE Xplore](#)
- 2017 | **Emu: Rapid Prototyping of Networking Services**
Nik Sultana, Salvator Galea, David Greaves, Marcin Wójcik, Jonny Shipton, Richard Clegg, Luo Mai, [Pietro Bressana](#), Robert Soulé, Richard Mortier, Paolo Costa, Peter Pietzuch, Jon Crowcroft, Andrew W Moore, Noa Zilberman
The 2017 USENIX Annual Technical Conference (USENIX ATC '17)
[Link to usenix](#)
- 2016 | **A Polyhedral Model-based Framework for Dataflow Implementation on FPGA devices of Iterative Stencil Loops**
Giuseppe Natale, Giulio Stramondo, [Pietro Bressana](#), Riccardo Cattaneo, Donatella Sciuto, Marco D. Santambrogio
International Conference On Computer Aided Design (ICCAD) 2016
[Link to IEEE Xplore](#)

TECHNICAL SKILLS

FPGAs	Xilinx 7 Series FPGAs Xilinx Vivado Xilinx SDNet Verilog language NetFPGA SUME framework P4 to FPGA design flow
μ Cs	STM Nucleo STM32Cube ARM Mbed ARM Mbed OS Arduino Ecosystem
In-Network Computing	Intel Barefoot Tofino $P_{4_{14}}$ & $P_{4_{16}}$ languages Intel Barefoot P4 Studio SDE
Other skills	Linux (Ubuntu, CentOS), Microsoft Windows, Apple Mac OSX C, Java, Python, LaTeX, Bash Scripting MATLAB, Eclipse, GitHub, Intel DPDK