

# A 12-bit 75 MS/s Asynchronous SAR ADC with Gain-Boosting Dynamic Comparator

Renhe Chen<sup>1</sup>, Albert Lee<sup>2</sup>, Yongqi Hu<sup>1</sup>, Hao Xu<sup>3</sup>, and Xufeng Kou<sup>1</sup>

<sup>1</sup>School of Information Science and Technology, ShanghaiTech University, Shanghai, China

<sup>2</sup>Inston Tech, Suzhou, China

<sup>3</sup>State Key Lab of ASIC and Systems, Fudan University, Shanghai, China

email: kouxf@shanghaitech.edu.cn, haoxu@fudan.edu.cn

**Abstract**—This paper proposes a successive-approximation-register (SAR) analog-to-digital converter (ADC) features a gain-boosting dynamic comparator design and a low-delay SAR logic. The proposed comparator incorporates a positive feedback in the pre-amplifier, which enables a high gain during the integration phase, thereby improving the energy efficiency. Meanwhile, to ensure a sufficient settling time for the internal capacitive digital-to-analog converter (CDAC), an asynchronous SAR logic with a low logic delay in the SAR logic loop is implemented. Accordingly, a prototype ADC is manufactured using the 28-nm CMOS technology, which achieves a power consumption of 860  $\mu$ W at 75 MHz sampling frequency. Moreover, the measured signal-to-noise and distortion ratio (SNDR) of the prototype at Nyquist frequency is 60.9 dB, which translates to a Walden figure of merit (FoM<sub>W</sub>) of 12.7 fJ/conversion-step.

**Keywords**—Analog-to-digital converter, successive approximation register, asynchronous Logic, gain-boosting, dynamic comparator.

## I. INTRODUCTION

Successive-approximation-register (SAR) analog-to-digital converter (ADC) has emerged as an indispensable element for moderate-to-high resolution data conversion in a variety of applications, including biomedical sensors, wireless communication systems, and internet of things (IoT) [1]–[3]. A generic SAR ADC framework employs a feedback loop, which consists of a single comparator, a capacitive digital-to-analog converter (CDAC), and the SAR logic, as illustrated in Fig. 1. Compared to other types of ADCs, the SAR ADC benefits from its extensive use of digital components [4]. By leveraging switch capacitor circuits and incorporating only one dynamic comparator, the SAR ADC can be easily scaled down with the advancement of technology nodes, which in turn enables higher speed, lower power consumption, and a reduced layout area. Moreover, the SAR architecture also serves as a fundamental building block for various hybrid ADCs, such as SAR-assisted ADC, pipeline-SAR ADC, and noise-shaping ADC, thereby further expanding its operational capabilities [5]–[8].

Currently, a critical challenge of high-performance SAR ADCs lies in the energy efficiency of the comparator. In the case of medium resolution (10~12-bit) SAR-only ADCs, the comparator is the primary source of noise, thereby limiting the dynamic performance. In terms of high-speed designs,




Fig. 1. The schematic of a typical SAR ADC, in single ended configuration.

additional power consumption is often required to achieve the noise and speed benchmarks, which make the comparator one of the most power-intensive components in the entire ADC. While several comparator structures have been proposed, these approaches are primarily suitable for low-speed scenarios [9]–[11]. Therefore, a suitable dynamic comparator design that accommodates noise, speed, and power consumption metrics for a wider range of applications is of high demand.

Accordingly, in this paper, we present an asynchronous SAR ADC with a gain-boosting dynamic comparator to enhance its energy efficiency. The remainder of this paper is organized as follows: Section II introduces the operating principle of the proposed gain-boosting comparator. Section III elaborates on the circuit implementation for the SAR ADC. Section IV presents the measurement results of the manufactured ADC chip. Finally, Section V concludes this paper.

## II. GAIN BOOSTING COMPARATOR

The conventional two-stage dynamic comparator comprises a pre-amplifier and a regenerative latch, as shown in Fig. 2(a) [12]. Generally, the operation process of such a comparator can be divided into the following phases. Initially, when CLK is low, both  $V_A$  and  $V_B$  are reset to  $V_{DD}$ , while the output signals stored in the latch are reset to 0. Subsequently, when a differential voltage  $|v_{ip} - v_{in}|$  is applied and CLK=1, the input pair ( $M_1/M_2$ ) in the pre-amplifier discharges  $V_A$  and  $V_B$  with different current amplitudes. This integration process amplifies the input differential voltage while reducing the common mode voltage of  $V_A$  and  $V_B$ . Finally, when the internal common mode voltage at the input of the regenerative latch surpasses the threshold level of the latch  $V_{t,latch}$ , the latch is triggered and generates the comparison result through a positive feedback.




Fig. 2. (a) Conventional two-stage dynamic comparator, presented in [12]. (b) The proposed gain-boosting dynamic pre-amplifier.

Therefore, the differential voltage gain of the pre-amplifier during the amplification phase can be quantified as

$$A = T_{amp} \frac{i_d}{C_{int} v_{id}} = \frac{V_{t,lat} C_{int}}{G_m V_{OD}} \frac{g_m v_{id}}{C_{int} v_{id}} = \frac{g_m V_{t,lat}}{G_m V_{OD}} \quad (1)$$

where  $v_{id}$  is the input differential voltage,  $T_{amp}$  the amplification time,  $C_{int}$  the total internal capacitance at the output of the pre-amplifier,  $V_{OD}$  the overdrive voltage of the input pair,  $V_{t,lat}$  the threshold level of the latch.  $g_m$  and  $G_m$  are the differential and common mode trans-conductance of  $M_1$  and  $M_2$ , respectively.

Guided by (1), we can conclude that a low  $G_m$  will increase the integration time, while a high  $g_m$  will provide more differential current. In conventional designs, the values of  $g_m$  and  $G_m$  are the same as the transconductance of  $M_1/M_2$ . In contrast, our proposed gain-boosting dynamic comparator incorporates modifications to the first stage design to further enhance pre-amplifier gain, as depicted in Fig. 2(b). In particular, the redesigned pre-amplifier consists of an input pair ( $M_1/M_2$ ), the gain-boosting PMOS ( $M_3 - M_5$ ), the cut-off circuit, and the calibration capacitors. The threshold level of the latch is lowered by adjusting the relative aspect ratio of  $M_5 - M_{10}$ , which allows  $M_3 - M_5$  to operate before the activation of the latch. In this context, when the CLK signal is triggered, the input pair  $M_1/M_2$  initially operates in the same manner as the conventional design. Yet once the common-mode voltage of  $V_A$  and  $V_B$  reaches the threshold voltage of  $M_3/M_4$ , the cross coupled pair is activated. Under such circumstances,  $M_1 - M_4$  function as a half latch, which provides a weak positive feedback, and leads to a slight reduction in the common-mode current (i.e., smaller  $G_m$ ). Additionally,

TABLE I: Simulated Performance of Comparators

	Conventional	Proposed (same power)	Proposed (same noise)
$1\sigma$ Noise ( $\mu\text{Vrms}$ )	210	170	210
Delay (ps)	199.4	193.9	199.1
Energy (fJ/conv)	180	183	117
Power@2GHz ( $\mu\text{W}$ )	360	366	234
Internal Cap. (fF)	41.8	57.9	11.8

this positive feedback framework also increases  $g_m$ , hence realizing an enhanced differential current. In this regard, the proposed dynamic comparator increases pre-amplifier gain by increasing both integration time and current, as described in (1). On the other hand, the introduction of the cross-coupled pair would bring about static current in the steady state, which inevitably causes undesirable power overhead. To address this issue, a cut-off circuit is integrated to disable  $M_5$  after the pre-amplifier has enabled the regenerative latch.

Quantitatively, we compared the proposed gain-boosting dynamic comparator with the conventional two-stage counterpart in terms of power consumption and noise. Here, to ensure a fair comparison, the second stage circuits were kept identical in both designs. Accordingly, we evaluated the circuit performance in two aspects. As presented in Table I, when both circuits operate at the same speed with the same power, our gain-boosting comparator exhibits a 19% noise reduction compared to the conventional design. On the other hand, when configured with equivalent power and delay, our circuit achieves a 35% reduction in power consumption and consumes 75% less internal capacitance. Therefore, the above simulation results manifest the efficacy of the gain-boosting technique.

### III. CIRCUIT IMPLEMENTATION

#### A. 12-bit SAR ADC Architecture

The schematic of the 12-bit SAR ADC with gain-boosting dynamic comparator is shown in Fig. 3. In this architecture, the sampling switches are bootstrapped, which increase the linearity of the sampled signals. In view of the CDAC array, a 1-bit redundancy is introduced to mitigate the impact of incomplete settling. Meanwhile, the redundancy arrangement of the CDAC array described in [13] is also adopted to minimize the total sampling capacitance. Therefore, the weights of each bit, from the MSB to the LSB, are assigned as 1920, 1024, 512, 288, 160, 80, 48, 32, 16, 8, 4, 2, 1, respectively. Besides, except for the LSB capacitor, the CDAC array employs a split monotonic scheme to optimize the switching energy, and a low-delay asynchronous SAR logic is accompanied to minimize the logic delay while simplifying the circuit complexity.

#### B. Low Delay Asynchronous SAR Logic

In general, the cycle time of a 1-bit conversion operation in an asynchronous SAR ADC is determined by the sum of the comparator resolving time and the delay of the timing logic, which accounts for both the SAR logic delay and the CDAC settling time [14]. However, in the case of high-speed and high-resolution operations, the shortened SAR cycle time




Fig. 3. The schematic of the proposed 12-bit asynchronous SAR ADC.




Fig. 4. (a) The detailed schematic of the proposed low delay asynchronous SAR logic, with the critical path highlighted in red. (b) The operating timing diagram of the SAR logic

imposes a tighter regulation on the CDAC settling time. Therefore, in order to meet the aforementioned time requirement while maximizing the CDAC settling time, we developed a low-delay SAR logic circuit topology that consists of the timing logic, the phase generation circuit, and the data registers, as illustrated in Fig. 4(a). Accordingly, the corresponding SAR loop time is given by  $t_{\text{CYCLE}} = t_{\text{COMP}} + t_{\text{RST}} + 2t_{\text{NOR}} + 2t_{\text{NAND}}$ , where  $t_{\text{COMP}}$  and  $t_{\text{RST}}$  represent the resolving time and the reset time of the dynamic comparator. As shown in Fig. 4(b), in each conversion cycle, a phase is selected by




Fig. 5. The die micrograph of (a) the top view and (b) the core of the proposed ADC.




Fig. 6. The structure of a typical unit capacitor cell in the proposed ADC.

the PH signal through the shift register. Subsequently, the corresponding data register is enabled simultaneously with the comparator, which allows it to capture the comparison result as soon as the conversion is finished. As a result, this design ensures that the critical path delay from the comparator to the CDAC driver is only  $t_{\text{PT}} + t_{\text{INV}}$ , where  $t_{\text{PT}}$  is the delay of a single pass transistor and  $t_{\text{INV}}$  is the delay of an inverter. Furthermore, we need to point out that the proposed data register automatically generates the necessary signals for the split monotonic switching scheme, thereby reducing the circuit complexity.

### C. Layout Implementation

Fig. 5 presents the overall layout of the SAR ADC core. To minimize the comparator loading and logic delay, the data registers were positioned adjacent to the dynamic comparator. In view of the CDAC array, a finger-like layout configuration, depicted in Fig. 6, was utilized to achieve both a low area occupation and a low capacitance mismatch. Finally, the placement strategy described in [15] was adopted, which groups the capacitors with the same weight to compromise parasitic capacitance and mismatch concerns. Additionally, a shield net was incorporated in the fourth metal layer to mitigate the weight imbalance resulting from parasitic capacitance between interconnections.

## IV. MEASUREMENT RESULTS

The 12-bit asynchronous SAR ADC was manufactured using the 28-nm CMOS process, and the area of the ADC core is 0.021 mm<sup>2</sup>. During the electrical measurement, the digital components operated at a supply voltage of 1.0 V, whereas the analog section was set at 1.2 V.

The dynamic performance of the proposed ADC was firstly evaluated, and the relevant measured power versus frequency




Fig. 7. Measured spectra at (a) low input frequency (b) Nyquist sampling of the proposed SAR ADC.




Fig. 8. Measured DNL and INL of the proposed SAR ADC with off-chip calibration.

spectra are summarized in Fig. 7 (i.e., the input common-mode voltage was biased at 0.6 V, and the amplitude of the input signal was 2.0 V<sub>pp</sub>). It is seen that the SAR-ADC achieves a SNDR of 63.8 dB and an SFDR of 78 dB at low input frequency of  $f_{sig} = 500$  KHz, indicating an ENOB of 10.3 bits. In the case of Nyquist sampling (i.e.,  $f_{sig} = 0.5f_s$ ), however, the SNDR drops to 60.9 dB (i.e., 9.8 bits of ENOB), such degradation may be mainly caused by the sampling aperture jitter. Besides, the static performance is assessed using the histogram method. As shown in Fig. 8, with off-chip calibration, the peak DNL is found to be +0.78/-0.80, and the INL level varies from +1.27 to -1.12.

Fig. 9 presents the total power consumption of the SAR ADC, along with a detailed breakdown of the power contribution from each component. The proposed design exhibits a total power consumption of 860  $\mu$ W, with the SAR logic accounting for the largest portion of power consumption. Thanks to the gain-boosting technique, the dynamic comparator consumes 31% of the total power. Furthermore, benefiting from the low parasitic layout implementation and appropriate placement, the CDAC consumes 23% of the total power.




Fig. 9. Power breakdown of main components in the proposed SAR ADC.

Finally, Table II provides a comparison of the overall performance of our 12-bit asynchronous SAR ADC with other reported data. Despite employing a basic SAR architecture, the proposed design demonstrates comparable dynamic performance and power consumption.

## V. CONCLUSION

In conclusion, we present an asynchronous SAR ADC that integrates a gain-boosting dynamic comparator and low-delay SAR logic. The modified pre-amplifier in the dynamic comparator allows for a higher gain compared to conventional designs, resulting in improved energy efficiency and noise performance. Additionally, the low-delay SAR logic ensures sufficient time for CDAC settling. The prototype of this design was fabricated using 28-nm CMOS technology and occupies an area of 0.021 mm<sup>2</sup>. Under the Nyquist sampling condition, the ADC consumes 860  $\mu$ W while achieving an SNDR of 60.9 dB and an SFDR of 77.2 dB. This performance corresponds to a Walden figure of merit (FoM<sub>W</sub>) at 11.7 fJ/conversion-step. The gain-boosting comparator and low delay SAR logic can be utilized as a basic building block in other ADC architectures, replacing the traditional two-stage comparator and thereby enhancing their overall performance.

## ACKNOWLEDGMENT

This work is sponsored partly by the National Key R&D Program of China (Grant No.2021YFA0715503), National Natural Science Foundation of China (Grant No.92164104), and Xufeng Kou acknowledges the support from the Shanghai Rising-Star program (Grant No.21QA1406000) and the Open Fund of State Key Laboratory of Infrared Physics.

TABLE II: Performance Comparison

	[5]	[6]	[7]	This work
Architecture	SubR.-SAR	Pipe.-SAR	Pipe.-SAR	SAR
Technology [nm]	65	65	65	28
Area [mm <sup>2</sup> ]	0.053	0.049	0.198	0.021
Supply voltage [V]	1.2	0.85	1.2	1.0/1.2 <sup>1</sup>
Resolution [bit]	12	12	12	12
F <sub>S</sub> [MS/s]	100	50	100	75
Power [ $\mu$ W]	1900	460	1900	860
SFDR [dB]	77	-	78.5	77.2
SNDR [dB]	60.7	65	65.7	60.9
ENOB [bit]	9.8	10.5	10.6	9.8
FoM <sub>W</sub> [fJ/c-s] <sup>2</sup>	21.3	6.3	12.1	12.7

<sup>1</sup> Digital/analog supply

<sup>2</sup> FoM<sub>W</sub> =  $P / (2^{\text{ENOB}} \times F_S)$

## REFERENCES

- [1] T.-Y. Wang, H.-Y. Li, Z.-Y. Ma *et al.*, "A bypass-switching SAR ADC with a dynamic proximity comparator for biomedical applications," *IEEE J. of Solid-State Circuits*, vol. 53, no. 6, pp. 1743–1754, Jun. 2018.
- [2] B. Malki, B. Verbruggen, E. Martens *et al.*, "A 150 kHz–80 MHz BW discrete-time analog baseband for software-defined-radio receivers using a 5th-order IIR LPF, active FIR and a 10 bit 300 MS/s ADC in 28 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 51, no. 7, pp. 1593–1606, Jul. 2016.
- [3] K. Jeong, G. Yun, J. Choi *et al.*, "A wide-bandwidth ultrasound receiver and on-chip ultrasound transmitter for ultrasound capsule endoscopy," *IEEE J. Solid-State Circuits*, vol. 58, no. 10, pp. 2778–2789, Oct. 2023.
- [4] X. Tang, J. Liu, Y. Shen *et al.*, "Low-power SAR ADC design: Overview and survey of state-of-the-art techniques," *IEEE Trans. Circuits Syst. I*, vol. 69, no. 6, pp. 2249–2262, Jun. 2022.
- [5] Y.-H. Chung and Y.-M. Hsu, "A 12-bit 100-MS/s subrange SAR ADC with a foreground offset tracking calibration scheme," *IEEE Trans. Circuits Syst. II*, vol. 66, no. 7, pp. 1094–1098, Jul. 2019.
- [6] H. Yoon, C. Lee, T. Kim *et al.*, "A 65-dB-SNDR pipelined SAR ADC using PVT-robust capacitively degenerated dynamic amplifier," *IEEE J. Solid-State Circuits*, vol. 58, no. 4, pp. 961–971, Apr. 2023.
- [7] S. Liu, H. Han, Y. Shen *et al.*, "A 12-bit 100-MS/s pipelined-SAR ADC with PVT-insensitive and gain-folding dynamic amplifier," *IEEE Trans. Circuits Syst. I*, vol. 67, no. 8, pp. 2602–2611, Aug. 2020.
- [8] J. Liu, X. Wang, Z. Gao *et al.*, "A 90-dB-SNDR calibration-free fully passive noise-shaping SAR ADC with 4× passive gain and second-order DAC mismatch error shaping," *IEEE J. Solid-State Circuits*, vol. 56, no. 11, pp. 3412–3423, Nov. 2021.
- [9] S. Chevella, D. O'Hare, and I. O'Connell, "A low-power 1-V supply dynamic comparator," *IEEE Solid-State Circuits Letters*, vol. 3, pp. 154–157, Jul. 2020.
- [10] M. Liu, K. Pelzers, R. van Dommele *et al.*, "A 106nW 10 b 80 kS/s SAR ADC with duty-cycled reference generation in 65 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 51, no. 10, pp. 2435–2445, Oct. 2016.
- [11] X. Tang, L. Shen, B. Kasap *et al.*, "An energy-efficient comparator with dynamic floating inverter amplifier," *IEEE J. Solid-State Circuits*, vol. 55, no. 4, pp. 1011–1022, Apr. 2020.
- [12] M. Miyahara, Y. Asada, D. Paik *et al.*, "A low-noise self-calibrating dynamic comparator for high-speed ADCs," in *2008 IEEE Asian Solid-State Circuits Conference*, 2008, pp. 269–272.
- [13] C.-C. Liu, "A 10-bit 320-MS/s low-cost SAR ADC for IEEE 802.11ac applications in 20-nm CMOS," in *2014 IEEE Asian Solid-State Circuits Conference (A-SSCC)*, 2014, pp. 77–80.
- [14] A. T. Ramkaj, M. Strackx, M. S. J. Steyaert *et al.*, "A 1.25-GS/s 7-b SAR ADC with 36.4-dB SNDR at 5 GHz using switch-bootstrapping, USPC DAC and triple-tail comparator in 28-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 53, no. 7, pp. 1889–1901, Jul. 2018.
- [15] E. Swindlehurst, H. Jensen, A. Petrie *et al.*, "An 8-bit 10-GHz 21-mW time-interleaved SAR ADC with grouped DAC capacitors and dual-path bootstrapped switch," *IEEE J. Solid-State Circuits*, vol. 56, no. 8, pp. 2347–2359, Aug. 2021.