

CHAPTER 6

© 2016 Pearson Education, Inc.

6-1.

- (a) $R1 + 2^n$'s complement of $R2 = 2^n + R1 - R2$. If $R1 \geq R2$, the result is $\geq 2^n$. The 2^n gives $C = 1$.
 $R1 + 2^n$'s complement of $R2 = 2^n + R1 - R2$, if $R1 < R2$, the result is $< 2^n$ giving $C = 0$.
- (b) If $C = 1$ then $R1 \geq R2$ and there is no borrow.
 If $C = 0$ then $R1 < R2$ and there is a borrow. Thus, the borrow is the complement of the C status bit.
- (c) For signed numbers, the carry bit C does not indicate whether a borrow occurs. Instead, to tell if $R1$ is less than $R2$, one must examine the sign (leftmost bit) of the result of $R1 - R2$ and the overflow bit V . If the sign bit and the overflow bit V are not equal to each other, then $R1$ is less than $R2$. To show that this condition is true, consider four cases based upon the signs of $R1$ and $R2$:
- 1) Both $R1$ and $R2$ are positive. If $R1 < R2$, then the result $R1 - R2$ is negative and no overflow occurs. If $R1 \geq R2$, then the result $R1 - R2$ is non-negative and no overflow occurs.
 - 2) Both $R1$ and $R2$ are negative. If $R1 < R2$, then the result $R1 - R2$ is negative and no overflow occurs. If $R1 \geq R2$, then the result $R1 - R2$ is non-negative and no overflow occurs.
 - 3) $R1$ is positive, and $R2$ is negative. $R1 > R2$, but the result $R1 - R2$ could be either positive (with no overflow) or negative (with overflow).
 - 4) $R1$ is negative, and $R2$ is positive. $R1 < R2$, but the result $R1 - R2$ could be either negative (with no overflow) or positive (with overflow).

In cases 1, 2, and 4, when $R1 < R2$, the sign of the result does not equal the overflow bit V . In all other cases, when $R1 \geq R2$, the sign of the result is equal to the overflow bit V .

6-2.*

1001 1001	
<u>1100 0011</u>	
1000 0001	AND
1101 1011	OR
0101 1010	XOR

6-3.

- (a) AND, 1010 1010 1010 1010 (b) OR, 0000 0000 0000 1111
 (c) XOR, 1111 1111 0000 0000

6-4.*

sl 1001 0100 sr 0110 0101

6-5.*

Q_i remains connected to MUX data input 0. Connect D_i to MUX data input 1 instead of Mux data input 3. Connect Q_{i-1} to MUX data input 2 instead of MUX data input 1. Finally, 0 is connected to MUX data input 3.

6-6.*

- a) 1000, 0100, 0010, 0001, 1000. ...
 b) # States = n

6-7.

- a) 000, 100, 110, 111, 011, 001, 000, ...
b) # States = $2n$

6-8.

- a) 8 b) 4 c) 1

6-9.*

Examine an n-bit ripple counter and an n-bit synchronous counter. If either of these counters cycles through all of its states, there are $2(2^n) = 2^{n+1}$ transitions for the clock, and there are $2^{n+1} - 2$ total transitions for all flip-flop outputs. For the ripple counter, the clock transitions occur on the input of only one stage, the 0th stage. For the synchronous counter, the clock transitions occur on the inputs to all of the n stages. Combining the transition counts above, the ratio of the input + output transitions for the synchronous counter compared to the ripple counter is:

$$[n 2^{n+1} + 2^{n+1} - 2] / [2^{n+1} + 2^{n+1} - 2] \approx (n+1)2^{n+1} / 2(2^{n+1}) = (n+1)/2$$

Thus, the power dissipated by the synchronous counter is at least as large as that dissipated by the ripple counter in all cases and grows more rapidly with the number of stages.

6-10.

- a) Assuming there is an input "Up" for which the Gray code counter counts up when Up = 1 and down when Up = 0, and that the counter outputs are G_3, G_2, G_1 , and G_0 , then the input equations for the counter's four flip-flops are the following:

$$D_0 = \text{Up}(G_3 G_2 G_1 + G_3 G_2 G_1 + G_3 G_2 G_1 + G_3 G_2 G_1) + \overline{\text{Up}}(\overline{G_3 G_2 G_1} + \overline{G_3 G_2 G_1} + \overline{G_3 G_2 G_1} + \overline{G_3 G_2 G_1})$$


$$D_1 = G_1 G_0 + \text{Up}(G_3 G_2 G_0 + G_3 G_2 G_0) + \overline{\text{Up}}(\overline{G_3 G_2 G_0} + \overline{G_3 G_2 G_0})$$

$$D_2 = G_2 G_1 + G_2 G_0 + \text{Up}(G_3 G_1 G_0 + \overline{\text{Up}} G_3 G_1 G_0)$$


$$D_3 = G_3 G_0 + G_3 G_1 + \text{Up}(G_2 G_1 G_0 + \overline{\text{Up}} G_2 G_1 G_0)$$

- b) For an n-bit Gray code counter, there are 2^n total transitions for the flip-flop outputs instead of $2^{n+1} - 2$ output transitions for the ripple and synchronous binary counters.


6-11.



6-12.




6-13.



6-14. *


The equations given on page 352 can be manipulated into SOP form as follows: $D_1 = \bar{Q}_1$, $D_2 = Q_2 \oplus Q_1\bar{Q}_8 = Q_1\bar{Q}_2\bar{Q}_8 + \bar{Q}_1Q_2 + \bar{Q}_2Q_8$, $D_4 = Q_4 \oplus Q_1Q_2 = Q_1Q_2\bar{Q}_4 + \bar{Q}_1Q_4 + \bar{Q}_2Q_4$, $D_8 = Q_8 \oplus (Q_1Q_8 + Q_1Q_2Q_4) = \bar{Q}_8(Q_1Q_8 + Q_1Q_2Q_4) + Q_8(\bar{Q}_1 + \bar{Q}_8)(\bar{Q}_1 + \bar{Q}_2 + \bar{Q}_4) = Q_1Q_2Q_4\bar{Q}_8 + \bar{Q}_1Q_8 + \bar{Q}_1Q_2Q_4Q_8$. These equations are mapped onto the K-maps for Table 6-9 below and meet the specifications given by the maps and the table.



To add the enable, change D1 to:

$$D_1 = Q_1 \oplus EN.$$

For the other three functions, AND EN with the expression XORed with the state variable. The circuit below results.



6-15. *

Present state			Next state		
A	B	C	A	B	C
	0	0		0	1
	0	1		1	0
	1	0		0	0
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	0	0	0

a) $D_B = C$ b) $D_A = BC + A\bar{C}$
 $D_C = \bar{B}\bar{C}$ $D_B = \bar{A}\bar{B}C + B\bar{C}$
 $D_C = \bar{C}$


6-16.

Present state			Next state		
A	B	C	A	B	C
0	0	0	0	1	0
0	0	1	0	1	1
0	1	0	0	0	1
0	1	1	1	0	0
1	0	0	1	1	0
1	0	1	1	1	1
1	1	0	1	0	0
1	1	1	0	0	0

$D_A = A\bar{B} + A\bar{C} + \bar{A}BC$
 $D_B = \bar{B}$
 $D_C = \bar{B}C + B\bar{C}$

6-17.


The basic cell of the register is as follows:




6-18.

$X : R1 \leftarrow R2$
 $\bar{X}Y : R1 \leftarrow R3 + R4$


6-19. *




6-20.



6-21.



6-22.*




6-23.


Assuming that C1 and C0 will not both be 1 simultaneously and using don't cares for those cases:

$$D_i = AC_0 + AB + \overline{BC}_1$$


6-24.




6-25.



6-26.





6-27.*




6-28.

The register transfer logic is as follows:

Operation	Select		Load		
	S1	S0	L0	L1	L2
CA: $R1 \leftarrow R0$	0	0	0	1	0
CB: $R0 \leftarrow R1, R2 \leftarrow R0$	0	1	1	0	1
CC: $R1 \leftarrow R2, R0 \leftarrow R2$	1	0	1	1	0




6-29.



6-30.


Replace multiplexer with:



6-31.*


- a) Destination \leftarrow Source Registers b) Source Registers \rightarrow Destination
- | | |
|------------------------|-------------------------|
| $R0 \leftarrow R1, R2$ | $R0 \rightarrow R4$ |
| $R1 \leftarrow R4$ | $R1 \rightarrow R0, R3$ |
| $R2 \leftarrow R3, R4$ | $R2 \rightarrow R0, R4$ |
| $R3 \leftarrow R1$ | $R3 \rightarrow R2$ |
| $R4 \leftarrow R0, R2$ | $R4 \rightarrow R1, R2$ |

c) The minimum number of buses needed for operation of the transfers is three since transfer C_6 requires three different sources.




6-32.

- a) Using two clock cycles, the minimum # of buses is 2 .



6-33.



6-34.*


0101, 1010, 0101, 1010, 1101, 0110, 0011, 0001, 1000

6-35.*

Shifts:	0	1	2	3	4
A	0111	0011	0001	1000	1100
B	0101	0010	0001	0000	0000
C	0	1	1	1	0

6-36.*

Default: $Z1 = 0, Z2 = 0$



6-37.*

State: STA, STA, STB, STC, STA, STB, STC, STA, STB
 Z: 0, 0, 1, 1, 0, 0, 1, 0, -


6-38.

State	Input	Next State	Output
STA	\overline{W}	STA	*
STA	W	STB	*
STB	$\overline{X}Y$	STA	*
STB	X	STC	*
STB	$\overline{X}\overline{Y}$	STC	Z
STC		STA	Z

*Default: Z = 0


6-39.

Default: Z = 0




6-40.*

Default: Z = 0



6-41.*


a) Default: HOT = 0,
DEC = 0, TURN = 0,
DRAIN = 0, COLD = 0, Start
Load = 0.



b) Add a flip-flop called ACTION controlled by Pause and Start. The flip-flop is set by START and reset by Pause. OR ACTION with each input condition on the "loop" for each state. AND ACTION with 1) each input condition on the transition to the following state from each state and 2) all the output signals. Stop causes a transition from each state to a new state END and Stop is ANDed with all of the input conditions on each of the states. The partial diagram for state END appears at the left.

6-42.

Default: GN = 0, RE = 0,
YN = 0, RN = 0, GE = 0,
YE = 0



6-43.*

	Present state			Input	Next state			Output
	A	B	C		A	B	C	
STA	1	0	0	\bar{W}	1	0	0	
	1	0	0	W	0	1	0	
STB	0	1	0	$\bar{X}Y$	1	0	0	Z
	0	1	0	X	0	0	1	
	0	1	0	$\bar{X}\bar{Y}$	0	0	1	
STC	0	0	1		1	0	0	Z

$$D_A = A\bar{W} + B\bar{X}Y + C$$

$$D_B = AW$$

$$D_C = B(X + \bar{Y})$$


$$Z = B\bar{X}\bar{Y} + C$$

The implementation consists of the logic represented by the above equations and three D flip-flops with Reset connected to S on the first flip-flop and to R on the other two flip-flops.

6-44.


This state diagram has a closed loop of three transitions (STA to STB to STC to STA). In a Gray code, only one bit may change in going from one state to another. Any state machine diagram with a loop of an odd number of transitions is impossible to encode with a Gray code. For example, to go from STA to STB suppose bit B1 of the code changes. Then to go from STB to STC, some other bit, say B2 must change. Since two bits have changed, It is impossible to return to state STA. Thus, the answer to this problem is that this state diagram cannot be implemented with a Gray code.

But suppose that we use two equivalent states to represent each of the original states, STA1, STB1, STC1, STA2, STB2, and STC2. Is it possible to implement the new diagram generated such that it has exactly the same properties as the old diagram. Suppose that the codes are 000, 001, 011, 111, 110, 100, respectively, for the six states. The coded diagram is:



The behavior of this diagram is the same as that of the original and it has been successfully Gray coded by assigning two codes to each state. The implementation is a straightforward design problem with two unused states.

6-45.



Note: Reset to zero is not a problem since the first value will never be used in the design. After one count, the values will have entered the desired range of 1 through 6.

Applying K-maps to the table entries:

State	Cnt = 0	Cnt = 1
000	000	001
001	001	010
010	010	011
011	011	100
100	100	101
101	101	110
110	110	111
111	ddd	ddd

$$D_{Q4} = Q4 \bar{C} + Q4 \bar{Q2} + Q1 Q2 C$$

$$D_{Q2} = Q2 \bar{C} + Q1 Q2 C + \bar{Q4} Q2 \bar{Q1}$$

$$D_{Q1} = Q1 \bar{C} + \bar{Q1} C$$



Cost comparison:

a) $3(14 + 2 + 8 + 6) + 1 + 2 = 93$

b) $3(14) + 4 + 6 + 11 + 10 = 73$

The gate input cost of b) is 78.5 % that of a).

6-46.



This circuit can be easily derived by describing the range of values greater than or equal to 100 in terms of powers of 2. The smallest value is $2^6 + 2^5 + 2^2$ and the largest value is $2^6 + 2^5 + 2^4 + 2^3 + 2^2 + 2^1$. This range of D can be described by saying that 2^6 and 2^5 must be present and any of $2^2, 2^3$, or 2^4 must be present in D. The resulting equation is $D6 D5 (D4 + D3 + D2)$. An alternative way of finding this is to contract the carry circuit for D + 2's comp of 1100100.

6-47.

Binary	BCD ($C_0 = 0$)	BCD ($C_0 =$	
$B_3B_2B_1B_0$	$C_4D_3D_2D_1D_0$	$C_4D_3D_2D_1D_0$	
0000	00000	00001	For $C_0 = 0$,
0001	00001	00010	$C4 = B3 B2 + B3 B1$
0010	00010	00011	$D3 = B3 \overline{B2} \overline{B1}$
0011	00011	00100	$D2 = \overline{B3} B2 + B2 B1$
0100	00100	00101	$D1 = \overline{B3} B1 + B3 B2 \overline{B1}$
0101	00101	00110	$D0 = B0$
0110	00110	00111	For $C_0 = 1$,
0111	00111	01000	$C4 = B3 B2 + B3 B1 + B3 B0$
1000	01000	01001	$D3 = B3 \overline{B2} \overline{B1} \overline{B0} + \overline{B3} B2 B1 B0$
1001	01001	01010	$D2 = \overline{B3} B2 \overline{B1} + B3 B2 B0 + B2 B1 \overline{B0} + \overline{B3} \overline{B2} B1 B0$
1010	01010	01011	$D1 = \overline{B3} \overline{B1} B0 + \overline{B3} B1 \overline{B0} + B3 B1 B0 + B3 B2 \overline{B1} \overline{B0}$
1011	01011	01100	$D0 = \overline{B0}$
1100	01100	01101	Combining,
1101	01101	01110	$C4 = \overline{C0} (B3 B2 + B3 B1) + C0 (B3 B2 + B3 B1 + B3 B0)$
1110	01110	01111	$D3 = \overline{C0} (B3 B2 \overline{B1}) + C0 (B3 \overline{B2} \overline{B1} \overline{B0} + \overline{B3} B2 B1 B0)$
1111	01111	01000	$D2 = \overline{C0} (\overline{B3} B2 + B2 B1) + C0 (\overline{B3} B2 \overline{B1} + B3 B2 B0 + B2 B1 \overline{B0} + \overline{B3} \overline{B2} B1 B0)$
		01001	$D1 = \overline{C0} (\overline{B3} B1 + B3 B2 \overline{B1}) + C0 (\overline{B3} \overline{B1} B0 + \overline{B3} B1 \overline{B0} + B3 B1 B0 + B3 B2 \overline{B1} \overline{B0})$
		01010	$D0 = \overline{C0} B0 + C0 \overline{B0}$
		01011	
		01100	
		01101	
		01110	
		01111	
		10000	
		10001	
		10010	
		10011	
		10100	
		10101	
		10110	
		10111	

6-48.

a) Transition constraint checking for Figure 6-30.

Constraint 1:		Constraint 2:	
INIT: No possible conflicts since a single transition.		Condition implicitly = 1	OK
BEGIN: $\overline{ROLL} \cdot ROLL = 0$	OK	BEGIN: $\overline{ROLL} + ROLL = 1$	OK
ROL: $ROLL \cdot \overline{ROLL} = 0$	OK	ROL: $ROLL + \overline{ROLL} = 1$	OK
ONE: $DIE1 \cdot \overline{DIE1} = 0$	OK	DIE1: $\overline{DIE1} + DIE1 = 1$	OK
ROH: $ROLL \cdot \overline{ROLL} \cdot HOLD = 0$	OK	ROH: $ROLL + \overline{ROLL} \cdot HOLD + \overline{ROLL} \cdot \overline{HOLD} = 1$	OK
$ROLL \cdot \overline{ROLL} \cdot \overline{HOLD} = 0$	OK		
$\overline{ROLL} \cdot HOLD \cdot \overline{ROLL} \cdot \overline{HOLD} = 0$	OK		
TEST: $WN \cdot \overline{WN} = 0$	OK	TEST: $WN + \overline{WN} = 1$	OK
WIN: $NEW_GAME \cdot \overline{NEW_GAME} = 0$	OK	WIN: $NEW_GAME + \overline{NEW_GAME} = 1$	OK

b) Implementation of state machine diagram Figure 6-30 using 1-hot code.

The order from LSB to MSB for the state variables is the same as the order of the states in the diagram from top to bottom. The state variables have the same respective names as the states, e.g., INIT, BEGIN, ...

The flip-flop input equations:

$$D_{\text{INIT}} = \text{INIT}(t+1) = \text{WIN} \cdot \overline{\text{NEW_GAME}}$$

$$D_{\text{BEGIN}} = \text{BEGIN}(t+1) = \text{INIT} + \text{ONE} \cdot \text{DIE1} + \text{TEST} \cdot \overline{\text{WN}} + \text{BEGIN} \cdot \overline{\text{ROLL}}$$

$$D_{\text{ROL}} = \text{BEGIN} \cdot \text{ROLL} + \text{ROH} \cdot \text{ROLL} + \text{ROL} \cdot \text{ROLL}$$

$$D_{\text{ONE}} = \text{ROL} \cdot \overline{\text{ROLL}}$$

$$D_{\text{ROH}} = \text{ONE} \cdot \overline{\text{DIE1}} + \text{ROH} \cdot \overline{\text{ROLL}} \cdot \overline{\text{HOLD}}$$

$$D_{\text{TEST}} = \text{ROH} \cdot \overline{\text{ROLL}} \cdot \text{HOLD}$$


$$D_{\text{WIN}} = \text{TEST} \cdot \text{WN} + \text{WIN} \cdot \overline{\text{NEW_GAME}}$$

The output equations:


$$\begin{aligned} \text{RST1} &= \text{INIT}, \text{RST2} = \text{INIT}, \text{CPFI} = \text{INIT}, \text{LDCP} = \text{INIT} + \text{TEST} \cdot \overline{\text{WN}} + \text{ONE} \cdot \text{DIE1}, \text{RSSU} = \text{BEGIN}, \text{ENDI} = \text{ROL}, \text{LDSU} \\ &= \text{ONE}, \text{LDT1} = \text{ROH} \cdot \overline{\text{CP}} \cdot \overline{\text{ROLL}} \cdot \text{HOLD}, \text{LDT2} = \text{ROH} \cdot \text{CP} \cdot \overline{\text{ROLL}} \cdot \text{HOLD}, \text{BP1} = \text{WIN} \cdot \overline{\text{CP}}, \text{BP2} = \text{WIN} \cdot \text{CP} \end{aligned}$$

The circuit consists of gates implementing the above equations with logic shared where possible, and seven D flip-flops. The flip-flop for INIT has Reset attached to S and the remaining flip-flops have Reset attached to R.



6-49.*



6-50.*



Default: LA = 0, Reset
LB = 0, LC = 0



6-51.

// 4-bit Binary Counter

// Positive Edge-Triggered D Flip-Flop with Reset:

module dff_v(CLK, RESET, D, Q);

input CLK, RESET, D;

output Q;

reg state;

assign Q = state;

always @(posedge CLK or posedge RESET)

begin

if (RESET)

state <= 0;

else

state <= D;

end

endmodule

C[0] = EN,

C[1] = C[0] & Q[0],

C[2] = C[1] & Q[1],

C[3] = C[2] & Q[2],

CO = C[3] & Q[3];

assign

D_in[0] = C[0] ^ Q[0],

D_in[1] = C[1] ^ Q[1],

D_in[2] = C[2] ^ Q[2],

D_in[3] = C[3] ^ Q[3];

dff_v

g1(Clock, Reset, D_in[0], Q[0]),

g2(Clock, Reset, D_in[1], Q[1]),

g3(Clock, Reset, D_in[2], Q[2]),

g4(Clock, Reset, D_in[3], Q[3]);

module Counter_4bit (Clock, Reset, EN, Q, CO) ;

endmodule

input Clock, Reset, EN ;


output [3:0] Q ;

output CO ;

wire[3:0] Q ;

wire [3:0] C, D_in;

// (continued in next column)



6-52. *

```

library IEEE;
use IEEE.std_logic_1164.all;


entity reg_4_bit is
  port (
    CLEAR, CLK: in STD_LOGIC;
    D: in STD_LOGIC_VECTOR (3 downto 0);
    Q: out STD_LOGIC_VECTOR (3 downto 0)
  );
end reg_4_bit;

architecture reg_4_bit_arch of reg_4_bit is
begin

  process (CLK, CLEAR)
  begin
    if CLEAR = '0' then                --asynchronous RESET active Low
      Q <= "0000";
    elsif (CLK'event and CLK='1') then  --CLK rising edge
      Q <= D;
    end if;
  end process;

end reg_4_bit_arch;

```



6-53.

```

library IEEE;
use IEEE.std_logic_1164.all;

entity reg_4_bit is
  port (
    LOAD, CLK: in STD_LOGIC;
    D: in STD_LOGIC_VECTOR (3 downto 0);
    Q: out STD_LOGIC_VECTOR (3 downto 0)
  );
end reg_4_bit;


-- (continued in next column)

architecture reg_4_bit_load_arch of reg_4_bit is
begin

  process (CLK)
  begin
    if (CLK'event and CLK='1') then --CLK rising edge
      if LOAD = '1' then
        Q <= D;
      end if;
    end if;
  end process;

end reg_4_bit_load_arch;

```



6-54.

```

library ieee;
use ieee.std_logic_1164.all;
entity dff is
    port(CLK, RESET, D: in std_logic;
          Q : out std_logic);
end dff;

architecture pet_pr of dff is
-- Implements positive edge-triggered bit state storage
-- with asynchronous reset.
    signal state: std_logic;
begin
    Q <= state;
    process (CLK, RESET)
    begin
        if (RESET = '1') then
            state <= '0';
        else
            if (CLK'event and CLK = '1') then
                state <= D;
            end if;
        end if;
    end process;
end;

library IEEE;
use IEEE.std_logic_1164.all;
entity counter_4_bit is
    port (
        Clock, Reset, EN: in STD_LOGIC;
        Q: out STD_LOGIC_VECTOR (3 downto 0);
        CO: out STD_LOGIC
    );
end counter_4_bit;

```

```

architecture counter_4_bit_arch of counter_4_bit is
    component dff
        port(CLK, RESET, D: in std_logic;
              Q: out std_logic
            );
    end component ;
    signal D_in, C, Q_out: std_logic_vector(3 downto 0);

begin
    C(0) <= EN;
    C(1) <= C(0) and Q_out(0);
    C(2) <= C(1) and Q_out(1);
    C(3) <= C(2) and Q_out(2);
    CO <= C(3) and Q_out(3);


    D_in(0) <= C(0) xor Q_out(0);
    D_in(1) <= C(1) xor Q_out(1);
    D_in(2) <= C(2) xor Q_out(2);
    D_in(3) <= C(3) xor Q_out(3);

    bit0: dff
        port map (Clock, Reset, D_in(0), Q_out(0));
    bit1: dff
        port map (Clock, Reset, D_in(1), Q_out(1));
    bit2: dff
        port map (Clock, Reset, D_in(2), Q_out(2));
    bit3: dff
        port map (Clock, Reset, D_in(3), Q_out(3));

    Q <= Q_out;

end counter_4_bit_arch;

```



6-55. *


```

module register_4_bit (D, CLK, CLR, Q) ;

input [3:0] D ;
input CLK, CLR ;
output [3:0] Q ;
reg [3:0] Q ;

always @(posedge CLK or negedge CLR)
begin
    if (~CLR)                //asynchronous RESET active low
        Q = 4'b0000;
    else                    //use CLK rising edge
        Q = D;
    end
end
endmodule

```




6-56.

```

module register_4_bit_load (D, CLK, LOAD, Q) ;
input [3:0] D ;
input CLK, LOAD ;
output [3:0] Q ;
reg [3:0] Q ;

always @(posedge CLK)
begin
    if (LOAD)
        Q = D;
end
endmodule

```



6-57. *

```

library IEEE;
use IEEE.std_logic_1164.all;
entity prob_6_57 is
    port (clk, RESET, W, X, Y : in STD_LOGIC;
          Z : out STD_LOGIC);
end prob_6_57;

architecture process_3 of prob_6_57 is
    type state_type is (STA, STB, STC);
    signal state, next_state: state_type;
begin

    -- Process 1 - state register
    state_register: process (clk, RESET)
    begin
        if (RESET = '1') then
            state <= STA;
        else if (CLK'event and CLK='1') then
            state <= next_state;
        end if;
    end if;
end process;

    -- Process 2 - next state function
    next_state_func: process (W, X, Y, state)
    begin
        case state is
            when STA =>
                -- Continued in next column
                if W = '1' then
                    next_state <= STB;
                else
                    next_state <= STA;
                end if;
            when STB =>
                if X = '0' and Y = '1' then
                    next_state <= STA;
                else
                    next_state <= STC;
                end if;
            when STC =>
                next_state <= STA;
        end case;
    end process;

    -- Process 3 - output function
    output_func: process (X, Y, state)
    begin
        case state is
            when STA =>
                Z <= '0';
            when STB =>
                if X = '0' and Y = '0' then
                    Z <= '1';
                else
                    Z <= '0';
                end if;
            when STC =>
                Z <= '1';
        end case;
    end process;
end process_3;

```

6-58. *

```

// State Diagram in Figure 6-38 using Verilog
module prob_6_58 (clk, RESET, W, X, Y, Z);
input clk, RESET, W, X, Y;
output Z;

reg[1:0] state, next_state;
parameter STA = 2'b00, STB = 2'b01, STC = 2'b10;
reg Z;

// State Register
always@(posedge clk or posedge RESET)
begin
    if (RESET == 1)
        state <= STA;
    else
        state <= next_state;
    end
// Next StateFunction
always@(W or X or Y or state)
begin
    case (state)
        STA: if (W == 1)
            next_state <= STB;
        else
            next_state <= STC;
        STB: if (X == 0 & Y == 1)
            next_state <= STA;
        else
            next_state <= STC;
        STC:
            next_state <= STA;
    endcase
end

// Output Function
always@(X or Y or state)
begin
    Z <= 0;
    case (state)
        STB: if (X == 0 & Y == 0)
            Z <= 1;
        else
            Z <= 0;
        STC:
            Z <= 1;
    endcase
end
endmodule

```