CHAPTER 6

© 2016 Pearson Education, Inc.

6-1.

- (a) R1 + 2's complement of $R2 = 2^n + R1 R2$. If $R1 \ge R2$, the result is $\ge 2^n$. The 2^n gives C = 1. R1 + 2's complement of $R2 = 2^n + R1 R2$, if R1 < R2, the result is $< 2^n$ giving C = 0.
- (b) If C = 1 then $R1 \ge R2$ and there is no borrow.
 - If C = 0 then R1 < R2 and there is a borrow. Thus, the borrow is the complement of the C status bit.
- (c) For signed numbers, the carry bit C does not indicate whether a borrow occurs. Instead, to tell if R1 is less than R2, one must examine the sign (leftmost bit) of the result of R1-R2 and the overflow bit V. If the sign bit and the overflow bit V are not equal to each other, then R1 is less than R2. To show that this condition is true, consider four cases based upon the signs of R1 and R2:
 - 1) Both R1 and R2 are positive. If R1 < R2, then the result R1-R2 is negative and no overflow occurs. If R1 \geq R2, then the result R1-R2 is non-negative and no overflow occurs.
 - 2) Both R1 and R2 are negative. If R1 < R2, then the result R1-R2 is negative and no overflow occurs. If R1 ≥ R2, then the result R1-R2 is non-negative and no overflow occurs.
 - 3) R1 is positive, and R2 is negative. R1 > R2, but the result R1-R2 could be either positive (with no overflow) or negative (with overflow).
 - 4) R1 is negative, and R2 is positive. R1 < R2, but the result R1-R2 could be either negative (with no overflow) or positive (with overflow).

In cases 1, 2, and 4, when R1 < R2, the sign of the result does not equal the overflow bit V. In all other cases, when $R1 \ge R2$, the sign of the result is equal to the overflow bit V.

C	1	*
10 -	Z	

1001 1001 1100 0011 1000 0001 AND 1101 1011 OR 0101 1010 XOR

6-3.

- (a) AND, 1010 1010 1010 1010 (b) OR, 0000 0000 0000 1111
- (c) XOR, 1111 1111 0000 0000

6-4.*

sl 1001 0100

sr 0110 0101

6-5.*

 Q_i remains connected to MUX data input 0. Connect D_i to MUX data input 1 instead of Mux data input 3. Connect Q_{i-1} to MUX data input 2 instead of MUX data input 1. Finally, 0 is connected to MUX data input 3.

6-6.*

- a) 1000, 0100, 0010, 0001, 1000. ...
- b) # States = n

6-7.

a) 000, 100, 110, 111, 011, 001, 000, ... b) # States = 2n

6-8.

a) 8

b) 4

c) 1

6-9.

Examine an n-bit ripple counter and an n-bit synchronous counter. If either of these counters cycles through all of its states, there are $2(2^n) = 2^{n+1}$ transitions for the clock, and there are $2^{n+1} - 2$ total transitions for all flip-flop outputs. For the ripple counter, the clock transitions occur on the input of only one stage, the 0th stage. For the synchronous counter, the clock transitions occur on the inputs to all of the n stages. Combining the transition counts above, the ratio of the input + output transitions for the synchronous counter compared to the ripple counter is:

$$[n \ 2^{n+1} + 2^{n+1} - 2]/[2^{n+1} + 2^{n+1} - 2] \approx (n+1)2^{n+1}/2(2^{n+1}) = (n+1)/2$$

Thus, the power dissipated by the synchronous counter is at least as large as that dissipated by the ripple counter in all cases and grows more rapidly with the number of stages.


6-10.

a) Assuming there is an input "Up" for which the Gray code counter counts up when Up = 1 and down when Up = 0, and that the counter outputs are G_3 , G_2 , G_1 , and G_0 , then the input equations for the counter's four flip-flops are the following:


$$\begin{split} D_0 &= \overline{Up}(\overline{G_3}\overline{G_2}G_1 + \overline{G_3}G_2G_1 + G_3\overline{G_2}G_1 + G_3G_2\overline{G_1}) + = \overline{Up}(\overline{G_3}\overline{G_2}G_1 + \overline{G_3}G_2\overline{G_1} + G_3G_2G_1 + G_3\overline{G_2}\overline{G_1}) \\ D_1 &= G_1\overline{G_0} + \overline{Up}(\overline{G_3}\overline{G_2}G_0 + G_3G_2G_0) + \overline{Up}(\overline{G_3}G_2G_0 + G_3\overline{G_2}G_0) \\ D_2 &= G_2\overline{G_1} + G_2G_0 + \overline{Up}\overline{G_3}G_1\overline{G_0} + \overline{Up}G_3G_1\overline{G_0} \\ D_3 &= G_3G_0 + G_3G_1 + \overline{Up}G_2\overline{G_1}\overline{G_0} + \overline{Up}G_2\overline{G_1}\overline{G_0} \end{split}$$

b) For an n-bit Gray code counter, there are 2^n total transitions for the flip-flop outputs instead of 2^{n+1} -2 output transitions for the ripple and synchronous binary counters.


6-11.



6-12.





6-13.



6-14. *

The equations given on page 352 can be manipulated into SOP form as follows: $D_1 = \overline{Q}_1$, $D_2 = Q_2 \oplus Q_1 \overline{Q}_8 = Q_1 \overline{Q}_2 \overline{Q}_8 + \overline{Q}_1 Q_2 + \overline{Q}_2 Q_8$, $D_4 = Q_4 \oplus Q_1 Q_2 = Q_1 Q_2 \overline{Q}_4 + \overline{Q}_1 Q_4 + \overline{Q}_2 Q_4$, $D_8 = Q_8 \oplus (Q_1 Q_8 + Q_1 Q_2 Q_4) = \overline{Q}_8 (Q_1 Q_8 + Q_1 Q_2 Q_4) + Q_8 (\overline{Q}_1 + \overline{Q}_8) (\overline{Q}_1 + \overline{Q}_2 + \overline{Q}_4) = Q_1 Q_2$ $Q_4 \overline{Q}_8 + \overline{Q}_1 Q_8$. These equations are mapped onto the K-maps for Table 6-9 below and meet the specifications given by the maps and the table.





6-15. *

	esent tate			Next state		
A	В	С	Α	В	С	
	0	0		0	1	
	0	1		1	0	
	1	0		0	0	
0	0	0	0	0	1	
0	0	1	0	1	0	
0	1	0	0	1	1	
0	1	1	1	0	0	
1	0	0	1	0	1	
1	0	1	0	0	0	

 $\begin{array}{ll} a) & D_{B}=C & \quad b) & D_{A}=BC+A\bar{C} \\ & D_{C}=\bar{B}\,\bar{C} & \quad D_{B}=\bar{A}\bar{B}C+B\bar{C} \end{array}$ $D_C = \overline{C}$

6-16.

Pre	Present state			xt st	ate
Α	В	С	Α	В	С
0	0	0	0	1	0
0	0	1	0	1	1
0	1	0	0	0	1.
0	1	1	1	0	_0°
1	0	0	1	1,0	0
1	0	1	1	\d	ő Ì.
1	1	0	1,0	° 00°	ZÍ.
1	1	1	,00,0	ું છું જે	0
			10,00	. 69.	H .


 $D_A = A\overline{B} + A\overline{C} + \overline{A}BC$

 $\mathbf{D}_{\mathrm{B}}=\mathbf{\overline{B}}$

 $D_C = \overline{B}C + B\overline{C}$

6-17.

The basic cell of the register is as follows:




6-18.

 $X: R1 \leftarrow R2$


 $\overline{X}Y: R1 \leftarrow R3 + R4$

6-19.*




4


6-20.







6-22.*




6-23.


Assuming that C1 and C0 will not both be 1 simultaneously and using don't cares for those cases:

$$D_i = A\overline{C_0} + AB + \overline{B}C_1$$


6-24.




6-25.




6-26.





6-27.*






6-28.






6-29.



6-30.


Replace multiplexer with:



6-31.*


a) Destination \leftarrow Source Registers b) Source Registers \rightarrow Destination R0 \leftarrow R1, R2 R0 \rightarrow R4 R1 \leftarrow R4 R1 \rightarrow R0, R3 R2 \leftarrow R3, R4 R3 \leftarrow R1 R3 \leftarrow R1 R4 \leftarrow R0, R2 R4 \rightarrow R1, R2

c) The minimum number of buses needed for operation of the transfers is three since transfer C_6 requires three different sources.




6-32.

a) Using two clock cycles, the minimum # of buses is 2.



6-33.




6-34.*


 $0101,\ 1010,\ 0101,\ 1010,\ 1101,\ 0110,\ 0011,\ 0001,\ 1000$

6-35.*

Shifts:	0	1	2	3	4
A	0111	0011	0001	1000	1100
В	0101	0010	0001	0000	0000
C	0	1	1	1	0

6-36.*





6-37.*


State: STA, STA, STB, STC, STA, STB, STC, STA, STB Z: 0, 0, 1, 1, 0, 0, 1, 0, -

6-38.


	İ	ĺ	İ	1
State	Input	Next State	Output	
STA	$\overline{\mathbf{w}}$	STA	*	*Defau
STA	W	STB	*	
STB	Χ̄Υ	STA	*	
STB	X	STC	*	
STB	$\bar{X}\bar{Y}$	STC	Z	
STC		STA	Z	

*Default: Z = 0


6-39.




6-40.*



6-41.+



6-42.



6-43.*

Present state		Input	Next state			Output		
	A	В	С		\boldsymbol{A}	В	С	
STA	1	0	0	$\overline{\mathbf{w}}$	1	0	0	
2111	1	0	0	W	0	1	0	
	0	1	0	Χ̄Υ	1	0	0	
STB	0	1	0	X	0	0	1	
	0	1	0	$\overline{X}\overline{Y}$	0	0	1	Z
STC	0	0	1		1	0	0	Z


$$\begin{split} &D_{A}=A\bar{W}+B\bar{X}Y+C\\ &D_{B}=AW\\ &D_{C}=B(X+\bar{Y})\\ &Z=B\bar{X}\bar{Y}+C \end{split}$$

The implementation consists of the logic represented by the above equations and three D flip-flops with Reset connected to S on the first flip-flop and to R on the other two flip-flops.

6-44.


This state diagram has a closed loop of three transitions (STA to STB to STC to STA). In a Gray code, only one bit may change in going from one state to another. Any state machine diagram with a loop of an odd number of transitions is impossible to encode with a Gray code. For example, to go from STA to STB suppose bit B1 of the code changes. Then to go from STB to STC, some other bit, say B2 must change. Since two bits have changed, It is impossible to return to state STA. Thus, the answer to this problem is that this state diagram cannot be implemented with a Gray code.

But suppose that we use two equivaent states to represent each of the original states, STA1, STB1, STC1, STA2, STB2, and STC2. Is it possible to implement the new diagram generated such the it has exactly the same properties as the old diagram. Suppose that the codes are 000, 001, 011, 111, 110, 100, respectively, for the six states. The coded diagram is:



The behavior of this diagram is the same as that of the original and it has been successfully Gray coded by assigning two codes to each state. The implementation is a straightforward design problem with two unused states.

6-45.




count, the values will have entered the desired range


of 1 through 6.

Applying K-maps to the table entries:

State	Cnt = 0	Cnt = 1	$D_{Q4} = Q4 \overline{C} + Q4 \overline{Q2} + Q1 Q2 C$
000	000	001	$D_{Q2} = Q2 \overline{C} + Q1 Q2 C + \overline{Q4} Q2 \overline{Q1}$
001	001	010	$D_{Q1} = Q1\overline{C} + \overline{Q1}C$
010	010	011	Cost comparison:
011	011	100	a) $3(14+2+8+6)+1+2=93$
100	100	101	b) $3(14) + 4 + 6 + 11 + 10 = 73$
101	101	110	The gate input cost of b) is 78.5 % that of a).
110	110	111	7 7 the "strike that be
111	ddd	ddd	Control of the contro

6-46.





This circuit can be easily derived by describing the range of values greater than or equal to 100 in terms of powers of 2. The smallest value is $2^6 + 2^5 + 2^2$ and the largest value is $2^6 + 2^5 + 2^4 + 2^3 + 2^2 + 2^1$. This range of D can be described by saying that 2⁶ and 2⁵ must be present and any of 2^2 , 2^3 , or 2^4 must be present in D. The resulting equation is D6 D5 (D4 + D3 + D2). An alternative way of finding this is to contract the carry circuit for D + 2's comp of 1100100.

6-47.

			For $C_0 = 0$,
Binary	$BCD (C_0 = 0)$	BCD (C ₀ =	C4 = B3 B2 + B3 B1
,	(· · · · · · · · · · · · · · · ·	- (-0	$D3 = B3 \overline{B2} \overline{B1}$
$B_3B_2B_1B_0$	$C_4D_3D_2D_1D_0$	$C_4D_3D_2D_1D_0$	$D2 = \overline{B3} B2 + B2 B1$
B ₃ B ₂ B ₁ B ₀ 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 0 1 0 0 0 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 0 1 1 0 1 1 1 1 1	0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 1 0 1	C ₄ D ₃ D ₂ D ₁ D ₀ 0 0 0 0 1 0 0 0 1 0 0 0 0 1 1 0 0 1 0 0 0 1 0 1 0 0 1 1 0 0 1 1 1 0 1 0 0 0 1 0 0 1 1 0 0 0 0	$D1 = \overline{B3} B1 + B3 B2 \overline{B1} \\ D0 = B0$ $For C_0 = 1, \\ C4 = B3 B2 + B3 B1 + B3 B0 \\ D3 = B3 \overline{B2} \overline{B1} \overline{B0} + \overline{B3} B2 B1 B0 \\ D2 = \overline{B3} B2 \overline{B1} + B3 B2 B0 + B2 B1 \overline{B0} + \overline{B3} \overline{B2} B1 B0 \\ D1 = \overline{B3} \overline{B1} B0 + \overline{B3} B1 \overline{B0} + B3 B1 B0 + B3 B2 \overline{B1} \overline{B0} \\ D0 = \overline{B0} \\ Combining, \\ C4 = \overline{C0} (B3 B2 + B3 B1) + C0 (B3 B2 + B3 B1 + B3 B0) \\ D3 = \overline{C0} (B3 \overline{B2} \overline{B1}) + C0 (B3 \overline{B2} \overline{B1} \overline{B0} + \overline{B3} B2 B1 B0) \\ D1 = \overline{C0} (\overline{B3} B2 + B2 B1) + C0 (\overline{B3} B2 \overline{B1} + B3 B2 B0 + B2 B1 \overline{B0} + \overline{B3} \overline{B2} B1 B0) \\ D1 = \overline{C0} (\overline{B3} B1 + B3 B2 \overline{B1}) + C0 (\overline{B3} \overline{B1} B0 + \overline{B3} B1 \overline{B0} + B3 B1 B0 + B3 B1 B0 + B3 B1 B0 + B3 B1 B0) \\ D0 = \overline{C0} B0 + \overline{C0} \overline{B0} \\ Optimizing, \\ C4 = \overline{B3} (\overline{C0} + \overline{B0}) B3 \overline{B2} \overline{B1} + \overline{C0} \overline{B3} B2 B1 B0 \\ D2 = \overline{B2} (\overline{C0} B1 + \overline{B3} \overline{B1} + B1 \overline{B0} + \overline{C0} B3 B0) + \overline{C0} \overline{B3} \overline{B2} B1 B0$
		This note	$D1 = (\overline{C0} + \overline{B0}) B3 B2 \overline{B1} + \overline{C0} \overline{B3} B1 + C0 B0 (B3 B1 + \overline{B3} \overline{B1}) + \overline{B3} B1 \overline{B0}$ $D0 = \overline{C0} B0 + C0 \overline{B0}$

6-48.

a) Transition constraint checking for Figure 6-30.

Constraint 1:		Constraint 2:	
INIT: No possible conflicts since a single transition.		Condition implicitly = 1	OK
BEGIN: $\overline{\text{ROLL}} \cdot \text{ROLL} = 0$	OK	BEGIN: $\overline{ROLL} + ROLL = 1$	OK
$ROL: ROLL \cdot \overline{ROLL} = 0$	OK	$ROL: ROLL + \overline{ROLL} = 1$	OK
ONE: DIE1 · $\overline{DIE1} = 0$	OK	$DIE1 + \overline{DIE1} = 1$	OK
$ROH: ROLL \cdot \overline{ROLL} \cdot HOLD = 0$	OK	$ROH: ROLL + \overline{ROLL} \cdot HOLD + \overline{ROLL} \cdot \overline{HOLD} = 1$	OK
$ROLL \cdot \overline{ROLL} \cdot \overline{HOLD} = 0$	OK		
$\overline{\text{ROLL}} \cdot \text{HOLD} \cdot \overline{\text{ROLL}} \cdot \overline{\text{HOLD}} = 0$	OK		
TEST: $WN \cdot \overline{WN} = 0$	OK	TEST: $WN + \overline{WN} = 1$	OK
WIN: $NEW_GAME \cdot \overline{NEW_GAME} = 0$	OK	WIN: $NEW_GAME + \overline{NEW_GAME} = 1$	OK

b) Implementation of state machine diagram Figure 6-30 using 1-hot code.

The order from LSB to MSB for the state variables is the same as the order of the states in the diagram from top to bottom. The state variables have the same respective names as the states, e.g., INIT, BEGIN, ...

Problem Solutions - Chapter 6

The flip-flop input equations:

 $D_{INIT} = INIT(t+1) = WIN \cdot NEW_GAME$

 $D_{BEGIN} = BEGIN(t+1) = INIT + ONE \cdot DIE1 + TEST \cdot \overline{WN} + BEGIN \cdot \overline{ROLL}$

 $D_{ROL} = BEGIN \cdot ROLL + ROH \cdot ROLL + ROL \cdot ROLL$

 $\mathbf{D}_{\mathrm{ONE}} = \mathrm{ROL} \cdot \mathrm{ROLL}$

 $D_{ROH} = ONE \cdot \overline{DIE1} + ROH \cdot \overline{ROLL} \cdot \overline{HOLD}$

 $D_{\text{TEST}} = ROH \cdot ROLL \cdot HOLD$


 $D_{WIN} = TEST \cdot WN + WIN \cdot \overline{NEW _GAME}$

The output equations:


RST1 = INIT, RST2 = INIT, CPFI = INIT, LDCP = INIT + TEST \cdot WN + ONE \cdot DIE1, RSSU = BEGIN, ENDI = ROL, LDSU = ONE, LDT1 = ROH \cdot CP \cdot ROLL \cdot HOLD, LDT2 = ROH \cdot CP \cdot ROLL \cdot HOLD, BP1 = WIN \cdot CP, BP2 = WIN \cdot CP

The circuit consists of gates implementing the above equations with logic shared where possible, and seven D flip-flops. The flip-flop for INIT has Reset attached to S and the remaining flip-flops have Reset attached to R.


6-49.



6-50.*



6-51.



6-52. *

```
library IEEE;
use IEEE.std_logic_1164.all;
entity reg_4_bit is
  port (
    CLEAR, CLK: in STD_LOGIC;
    D: in STD_LOGIC_VECTOR (3 downto 0);
    Q: out STD_LOGIC_VECTOR (3 downto 0)
  );
end reg_4_bit;
architecture reg_4_bit_arch of reg_4_bit is
begin
process (CLK, CLEAR)
begin
 if CLEAR = '0' then
                                        --asynchronous RESET active Low
   Q <= "0000";
 elsif (CLK'event and CLK= '1') then
                                            -- CLK rising edge
   Q \leq D;
 end if;
end process;
end reg_4_bit_arch;
        clk
      clear
         d
                  (1010
                                  0101
         q
           0000
                                         0101
                                                        0000
```

6-53.

```
library IEEE;
                                              architecture reg_4_bit_load_arch of reg_4_bit is
use IEEE.std logic 1164.all;
                                              begin
entity reg_4_bit is
                                              process (CLK)
 port (
                                              begin
    LOAD, CLK: in STD LOGIC;
                                                 if (CLK'event and CLK= '1') then --CLK rising edge
    D: in STD_LOGIC_VECTOR (3 downto 0);
                                                     if LOAD = '1' then
    Q: out STD_LOGIC_VECTOR (3 downto 0)
                                                        Q \leq D;
 );
                                                     end if;
end reg_4_bit;
                                                 end if:
                                              end process;
-- (continued in next column)
                                              endreg_4_bit_load_arch;
                   clk
                  load
                                          (0101
                    d 0000
                            (1010
                                                       (1111
                                   (1010
                                                              (1111
```

6-54.


```
library ieee;
                                                                     architecture counter_4_bit_arch of counter_4_bit is
use ieee.std_logic_1164.all;
                                                                    component dff
                                                                        port(CLK, RESET, D: in std_logic;
entity dff is
 port(CLK, RESET, D: in std_logic;
                                                                          Q: out std_logic
    Q : out std_logic);
                                                                       );
end dff;
                                                                     end component;
                                                                     signal D_in, C, Q_out: std_logic_vector(3 downto 0);
architecture pet_pr of dff is
-- Implements positive edge-triggered bit state storage
                                                                     begin
-- with asynchronous reset.
                                                                        C(0) \le EN;
 signal state: std_logic;
                                                                        C(1) \le C(0) and Q_{out}(0);
begin
                                                                        C(2) \le C(1) and Q_{out}(1);
 Q <= state;
                                                                         C(3) \le C(2) and O out(2);
 process (CLK, RESET)
                                                                        CO \leq C(3) and Q_out(3);
 begin
  if (RESET = '1') then
                                                                         D_{in}(0) \le C(0) \text{ xor } Q_{out}(0);
    state <= '0';
                                                                        D_{in}(1) \le C(1) \text{ xor } Q_{out}(1);
   else
                                                                         D_{in}(2) \le C(2) \text{ xor } Q_{out}(2);
    if (CLK'event and ClK = '1') then
                                                                         D_{in}(3) \le C(3) \text{ xor } Q_{out}(3);
      state \leq D;
    end if;
                                                                        bit0: dff
   end if;
                                                                            port map (Clock, Reset, D_in(0), Q_out(0));
 end process;
                                                                        bit1: dff
end;
                                                                            port map (Clock, Reset, D_in(1), Q_out(1));
                                                                        bit2: dff
library IEEE;
                                                                            port map (Clock, Reset, D_in(2), Q_out(2));
use IEEE.std_logic_1164.all;
                                                                        bit3: dff
entity counter_4_bit is
                                                                             port map (Clock, Reset, D_in(3), Q_out(3));
  port (
    Clock, Reset, EN: in STD_LOGIC;
                                                                         Q \leq Q_{out};
    Q: out STD_LOGIC_VECTOR (3 downto 0);
    CO: out STD_LOGIC
                                                                    end counter_4_bit_arch;
    );
end counter_4_bit;
                                 0001 (0010 (0011 (0100 (0101 (0110 (0111
                                                                      1000 (1001 (1010 (1011 (1100 (11101 (1110 (1111 (0000
```

6-55. *

```
module register_4_bit (D, CLK, CLR, Q);
input [3:0] D;
input CLK, CLR;
output [3:0] Q;
reg [3:0] Q;
always @(posedge CLK or negedge CLR)
begin
   if (~CLR)
                         //asynchronous RESET active low
       Q = 4'b0000;
   else
                             //use CLK rising edge
   Q = D;
end
endmodule
 CLK
 CLR
                                 0101
                                                    (1111
  D 0000
              (1010
                        1010
                                           0101
  Q
```

6-56.

```
 \begin{array}{l} \text{module register\_4\_bit\_load (D, CLK, LOAD, Q) ;} \\ \text{input [3:0] D ;} \\ \text{input CLK, LOAD ;} \\ \text{output [3:0] Q ;} \\ \text{reg [3:0] Q ;} \\ \text{always @(posedge CLK)} \\ \text{begin} \\ \text{if (LOAD)} \\ \text{Q = D;} \\ \text{end} \\ \text{endmodule} \end{array}
```



6-57. *

```
library IEEE;
                                                                       if W = '1' then
use IEEE.std_logic_1164.all;
                                                                           next_state <= STB;</pre>
entity prob_6_57 is
  port (clk, RESET, W, X, Y: in STD_LOGIC;
                                                                           next_state <= STA;</pre>
       Z : out STD_LOGIC);
                                                                       end if;
                                                                   when STB =>
end prob_6_57;
                                                                       if X = '0' and Y = '1' then
architecture process_3 of prob_6_57 is
                                                                           next_state <= STA;</pre>
type state_type is (STA, STB, STC);
signal state, next_state: state_type;
                                                                           next_state <= STC;
                                                                       end if;
begin
                                                                   when STC =>
-- Process 1 - state register
                                                                           next_state <= STA;</pre>
state_register: process (clk, RESET)
                                                               end case;
begin
                                                           end process;
   if (RESET = '1') then
                                                           -- Process 3 - output function
       state \leq STA;
   else if (CLK'event and CLK='1') then
                                                           output_func: process (X, Y, state)
       state <= next_state;</pre>
                                                           begin
       end if;
                                                               case state is
   end if:
                                                                when STA =>
end process;
                                                                   Z \le '0';
                                                                   when STB =>
-- Process 2 - next state function
                                                                    if X = 0 and Y = 0 then
                                                                        Z<= '1';
next_state_func: process (W, X, Y, state)
begin
                                                                     else
   case state is
                                                                        Z \le '0';
       when STA =>
                                                                      end if;
-- Continued in next column
                                                                   when STC =>
                                                                       Z \le '1';
                                                               end case;
                                                           end process;
                                                           end process_3;
```

6-58. *

```
next_state <= STA;</pre>
// State Diagram in Figure 6-38 using Verilog
module prob_6_58 (clk, RESET, W, X, Y, Z);
                                                           STB: if (X == 0 \& Y == 1)
input clk, RESET, W, X, Y;
                                                                   next_state <= STA;
output Z;
                                                               else
                                                                   next_state <= STC;</pre>
reg[1:0] state, next_state;
                                                           STC:
parameter STA = 2'b00, STB = 2'b01, STC = 2'b10;
                                                                   next_state <= STA;</pre>
reg Z;
                                                           endcase
                                                        end
// State Register
always@(posedge clk or posedge RESET)
                                                        // Output Function
begin
                                                        always@(X or Y or state)
if (RESET == 1)
                                                        begin
   state <= STA;
                                                           Z \le 0;
else
                                                            case (state)
                                                               STB: if (X == 0 \& Y == 0)
    state <= next_state;
end
                                                                   Z \le 1;
// Next StateFunction
                                                                else
always@(W or X or Y or state)
                                                                   Z <= 0;
begin
                                                           STC:
                                                                   Z \le 1;
    case (state)
   STA: if (W == 1)
                                                           endcase
           next_state <= STB;</pre>
                                                        end
                                                        endmodule
       else
// (continued in the next column)
```