```
🎨 sit.vhd
                   library ieee;
              1
   3
              2
                   use ieee.std logic 1164.all, ieee.std logic unsigned.all;
   # 1,8
              3
                 entity sit is
              4
                 ■port(en,clk : in std_logic;
    {}
                        cin:in std_logic_vector(7 downto 0);
              5
              6
                        2: out std logic vector(7 downto 0));
   擅 憧
                   end sit;
   16 %
              8
                 ■architecture behave of sit is
              9
                  signal tem: std_logic_vector(7 downto 0);
   % %
                 ■begin
             10
    Z
             11
                 process(clk,en,cin)
             12
                          begin
   ₽
             13
                           if(en='1') then
                 14
                 if(clk'event and clk='0') then
   267 ab/
             15
                                   tem <= not tem;
×
×
             16
                               end if;
    | <del>....</del>
             17
                           end if;
    18
                           Z <=tem;
             19
                           end process;
             20
                   end;
×
--1
    🎨 pcjog.yhd
                 library ieee;
   use ieee.std logic 1164.all, ieee.std logic unsigned.all;
   44
           3
            4
               mentity pojoq is
               ■port(ld, inc, clk : in std logic;
           5
                     a : in std logic vector(7 downto 0);
   {}
           6
                      c : out std logic vector(7 downto 0));
           7
   +
           8
                end pcjoq;
           9
   +
          10
              architecture behave of pcjoq is
          11
               signal tem : std logic vector(7 downto 0);
          12
               begin
   %
          13
               process(ld, inc, clk)
   %
          14
                     begin
          15
               if (clk'event and clk = '0') then
   ❈
          16
                             if inc = '1' then
               0
                                 if tem = "111111111" then
          17
                                     tem <= "00000000";
          18
   \mathbb{Z}
          19
               else
          20
   ₩
                                     tem <= tem + 1;
          21
                                 end if;
                             elsif ld = 'l' then
          22
               23
                                 tem <= A;
   ab/
                             end if;
          24
                         end if;
          25
×
          26
                     end process;
   ....:
          27
                     c <= tem;
   ₫
          28
                 end;
   2
```

