### **CHAPTER 10**

#### © 2016 Pearson Education, Inc.

#### 10-1.

- a) Maximum frequency = 1/pipe stage delay = 1/0.8 ns = 1.25 GHz.
- b) The latency time =  $0.8 \text{ ns} \times 3 = 2.4 \text{ns}$ .
- c) The maximum throughput is 1 instruction per cycle or 1.25 billion instructions per second.

### 10-2.\*

- a) The latency time =  $0.5 \text{ ns} \times 8 = 4.0 \text{ ns}$ .
- b) The maximum throughput is 1 instruction per cycle or 2 billion instructions per second.
- c) The time required to execute is 10 instruction + 8 pipe stages -1 = 17 cycles \*0.5ns = 8.5ns

### 10-3.

PC	IR	Data A	Data B	Data F	Reg
N	X	X	X	X	X
N+1	LDI R1, 1	X	X	X	X
N+2	LDI R2, 2	-1	1,5 ::	ON XISO,	X
N+3	LDI R3, 3	-1	2 2	Call ide	X
N+4	LDI R4, 4	-1	W. 53.55	10 62	R1 = 1
N+5	LDI R5, 5	-1 5	10 04 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Chille 3	R2 = 2
N+6	LDI R6, 6	- Jali ins	Strill 5 Pot P	4	R3 = 3
N+7	LDI R7, 7	rite Pent	"GING 65 1.	5	R4 = 4
N+8	X N	Jus- Finding	7	6	R5 = 5
N+9	X	OSINXON	X	7	R6 = 6
N+10	X	Schill	X	X	R7 = 7

Data I is not used and thus, not specified.

### 10-4.

Register Indirect: Load, Store, JMR

Register, Immediate: ADI, SBI, ANI, ORI, XRI, AIU, SIU

Relative: BZ, BNZ, JMP, JML

None: NOP

Register: All instructions not listed above

### 10-5.

a) Right, SH = 0F = 15 = 0 + 12 + 3

47 lines = 0000 3DF3 CB4A, 35 lines = 0 0003 DF3C, 32 lines = 0000 7BE7

b) Left, SH = 1D = 29 Rt. Rotate = 64 - 29 = 35 = 32 + 0 + 3

47 lines = 4B4A 0000 0000, 35 lines = 2000 0000, 32 lines = 4000 0000

#### **Problem Solutions - Chapter 10**

## 10-6.\*

Cycle 1: PC = 10F

Cycle 2:  $PC_{-1} = 110$ ,  $IR = 4418 2F01_{16}$ 

Cycle 3:  $PC_{-2} = 110$ , RW = 1, DA = 01, MD = 0, BS = 0, PS = X, MW = 0, FS = 2, SH = 01, MA = 0, MB = 1, CS = 1

BUS A = 0000 001F, BUS B = 0000 2F01

Cycle 4: RW = 1, DA = 01, MD = 0, D0 = 0000 2F20, D1 = XXXX XXXX, D2 = 0000 00000

Cycle 5:  $R1 = 0000 \ 2F20$ 

#### 10-7.

Cycle 1: IF PC = 10F

Cycle 2: DOF  $PC_{-1} = 110,IR = 1A61\ 001D$ 

Cycle 3:  $EX PC_{-2} = 110,RW = 1, DA = 06, MD = 2, BS = 0, PS = X, MW = 0, FS = D, SH = 1D, MA = 0, MB = 0$ 

BUS A = 01AB CDEF, BUS B = XXXX XXXX

Cycle 4: RW = 1, DA = 06, MD = 0, D0 = 0000 0000, D1 = XXXX XXXX, D2 = 0000 0000

Cycle 5:  $R6 = 0000\ 0000$ 

### 10-8.

Cycle 1: PC = 10F

Cycle 2:  $PC_{-1} = 110$ , IR = CA71 9400

Cycle 3:  $PC_{-2} = 110$ , RW = 1, DA = 07, MD = 2, BS = 0, PS = 0, MW = 0, FS = 5, MA = 0, MB = 0, CS = 0

BUS A = 0000 F001, BUS B = 0000 000F

Cycle 4: RW = 1, DA = 07 MD = 0, D0 = 0000 EFF2, D1 = XXXX XXXX, D2 = 0000 0000

Cycle 5:  $R7 = 0000\ 0000$ 

### 10-9.

Cycle 1: PC = 10F

Cycle 2:  $PC_{-1} = 110$ , IR = 8A21 635A

Cycle 3: PC<sub>2</sub> = 110, RW = 1, DA = 02, MD = 0, BS = 0, PS = X, MW = 0, FS=5, SH = 1A, MA=0, MB = 1, CS=0

BUS A = 0A5F BC2B, BUS B = 0000 635A

Cycle 4: RW = 1, DA = 02, MD = 0, D0 = 0AF5 58D1, D1 = XXXX XXXX, D2 = 0000 00000

Cycle 5: R2 = 0AF5 58D1


#### 10-10.+

Answer not given; varies depending on synthesis software used.

### 10-11.\*

MOVA R7, R6 SUB R8, R8, R6 AND R8, R8, R7


MOVA R7, R6 SUB R8, R8, R6 AND R8, R8, R7




### 10-12.

SUB R7, R7, R2 BNZ R7, 000F AND R8, R7, R4 OR R4, R8, R2


SUB R7, R7, R2 BNZ R7, 000F AND R8, R7, R4 OR R4, R8, R2



## 10-13\*



### 10-14.



10-15.									
10-10.		Ti	me Cycle	: 1					
IF PC: 0000 0001  DOF PC-1: XXXXXXX  EX PC-2: XXXXXXX  WB D0: XXXXXXX		B: XXXXXXXX D2: XXXXXXXX		X DA: XX X DA: XX		BS: X PS: X	MW: X	FS: X	MB: X CS: X
		Tin	ne Cycle 2	2					
IF PC: 0000 0002	TD 0.4.72.0000								
DOF PC <sub>-1</sub> : 0000 0002 EX PC <sub>-2</sub> : XXXXXXXX	IR: 0A73 8800 A: XXXXXXXX	B: XXXXXXXX	RW: X	DA· XX	MD: X	BS· X PS· X	MW: X	FS: X	MB: X CS: X
WB D0: : XXXXXXXX	D1: XXXXXXXX	D2: XXXXXXXX		DA: XX		20.1112.11	1,1,,,11	15.11	112.11
		Tin	ne Cycle 3	3					
IF PC: 0000 0003	ID 0002000F								
DOF PC <sub>-1</sub> : 0000 0003 EX PC <sub>-2</sub> : 0000 0002	IR: 9003800F A: 0000 0030	B: 0000 0010	PW· 1	DA: 07	MD: 0	BS: 0 PS: X	MW: 0	FS· 5	MB: 0 CS:X
WB D0: XXXXXXXX	D1: XXXXXXXX	D2: XXXXXXXX		DA: XX		DS. 0 15. A	141 44 . 0	15.5	MD. 0 CS.A
		Tim	ne Cycle 4	1					
IF PC: 0000 0003			·						
	IR: 9003 800F	VVVVVVV	DW. 0	DA: 00	MD. V	DC. O. DC.V	MW. O	EC. O	MD, 1 CC. V
=			RW: 0 RW: 1	DA: 00 DA: 07	MD: X	BS: 0 PS:X	M W : U	rs: 0	MB: 1 CS: X
		Ti	me Cycle	ons ching	or Nep,				
IF PC: 0000 0004		11	ine Cycle	Lego Million	Nige	R7: 00	00 0020		
DOF PC-1: 0000 0004	IR: 1083 9000		copy, or	Distroit	reg.				
EX PC-2: 0000 0003	A: 0000 0020			DA: 00	MD: X	BS: 1 PS:1	MW: 0	FS: 0	MB: 1 CS: X
WB D0: 0000 0030	D1: XXXXXXXX	D2: 0000 0000	RW: 0	DA: 00	MD: X	PC: 00	00 0012		
		Tylife Ja	me Cycle	6					
IF PC: 0000 0012	ID. 12440900	cted you ssing of	ing in						
DOF PC. <sub>1</sub> : 0000 0004 EX PC. <sub>2</sub> : 0000 0003	IR: 12440800 A: 0000 0020	B: 0000 0020	RW: 1	DA: 08	MD: 0	BS: 0 PS:X	MW: 0	FC . 8	MB: 0 CS: X
WB D0: 0000 0000		D2: 0000 0000		DA: 00	MD: X	DS. 0 15.A	141 44 . 0	15.0	MB. 0 CS. A
	This die	Ti	me Cycle	. 7					
IF PC: 0000 0012	3,116	Ti A sale satisfies the same of the same	ine cycle	,					
DOF PC-1: 0000 0004	IR: 12440800	will							
EX PC <sub>-2</sub> : 0000 0004	A: XXXXXXXX	B: 0000 0010	RW: 0	DA: 00	MD: 0	BS: 0 PS:X	MW: 0	FS: 8	MB: 0 CS: X
WB D0: 0000 0020	D1: XXXXXXXX	D2: 0000 0000	RW: 1	DA: 08	MD: 0				
IF PC: 0000 0013		Ti	me Cycle	8		D9. 00	00 0020		
IF PC: 0000 0013 DOF PC <sub>-1</sub> : 0000 0013	IR: XXXXXXXX					K8: 00	00 0020		
EX PC <sub>-2</sub> : 0000 0013	A: 0000 0020	B: 0000 0010	RW: 1	DA: 04	MD: 0	BS: 0 PS: X	MW: 0	FS: 9	MB: 0 CS: X
WB D0: XXXXXXXX	D1: XXXXXXXX			DA: 00	MD: 0				
		Ti	me Cycle	9					
IF PC: 0000 0014									
DOF PC <sub>-1</sub> : 0000 0014	IR: XXXXXXXX	_							
EX PC <sub>-2</sub> : 0000 0013 WB D0: 0000 0020	A: XXXXXXXX D1: XXXXXXXX	B: XXXXXXXX D2: 0000 0000	RW: X RW: 1	DA: XX DA: 04	MD: X MD: 0	BS: X PS: X	MW: X	FS: X	MB: 0 CS: X
20. 0000 0020									
IF		Time Cy	cie 10		R4	: 0000 0020			

Fields not specified above have fixed values throughout or are unused: MA = 0, D, and SH. Based on the register contents, the branch is taken. The data hazards are avoided, but due to the control hazard, the last two instructions are erroneously executed.

10-16.\*

Time Cycle 1

IF PC: 0000 0001

DOF PC-1:XXXXXXXX IR: XXXXXXXX

 $EX \qquad PC_2:XXXXXXXX \ A: \ XXXXXXXX \ B: \ XXXXXXXX \ RW:X \ DA:XX \ MD:X \ BS:X \ PS:X \ MW:X \ FS:X \ MB:X \ MA:X \ CS:X \ D':X \ D':X \ MB:X \ MA:X \ CS:X \ D':X \ MB:X \ MA:X \ CS:X \ D':X \ MB:X \ MA:X \ CS:X \ D':X \ MB:X \ MA:X \ MB:X \ MA:X \ MB:X \ MA:X \ MB:X \ MA:X \ MB:X \ MB$ 

WB D0: XXXXXXXX D1:XXXXXXXX D2:XXXXXXXX RW:X DA:XX MD:X

Time Cycle 2

IF PC: 0000 0002

DOF PC-1:0000 0002 IR: 0A73 8800

EX PC2:XXXXXXXX A: XXXXXXXX B: XXXXXXXX RW:X DA:XX MD:X BS:X PS:X MW:X FS:X MB:X MA:X CS:X D':X

WB D0: XXXXXXXXD1:XXXXXXXX D2:XXXXXXXX RW:X DA:XX MD:X

Time Cycle 3

IF PC: 0000 0003

DOF PC<sub>-1</sub>:0000 0003 IR: 9003 800F

EX PC<sub>-2</sub>:0000 0002 A: 0000 0030 B: 0000 0010 RW:1 DA:07 MD:0 BS:0 PS:X MW:0 FS:5 MB:0 MA:0 CS:X D':X

WB D0: XXXXXXXX D1:XXXXXXXX D2:XXXXXXXX RW:X DA:XX MD:X

Time Cycle 4

IF PC: 0000 0004

DOF PC.1:0000 0004 IR:1083 9000

EX PC<sub>2</sub>:0000 0003 A: 0000 0020 B: XXXXXXXX RW:0 DA:XX MD:X BS:1 PS:1 MW:0 FS:0 MB:1 MA:2 CS:1 D':1

WB D0: 0000 0020 D1:XXXX XXXX D2:0000 0000 RW:1 DA:07 MD:0 PC: 0000 0012

Time Cycle 5

IF PC: 0000 0013 R7: 0000 0020

DOF PC<sub>-1</sub>: 0000 00013 IR: 1244 0800

EX PC<sub>2</sub>: 0000 0004 A: 0000 0020 B: 0000 0020 RW; 1 DA: 08 MD: 0 BS: 0 PS: X MW: 0 FS: 8 MB: 0 MA: 0 CS: X D': X

WB D0: 0000 0020 D1: XXXXXXXX D2: 0000 0000 RW; 0 DA: 00 MD: 0

Time Cycle 6

IF PC: 0000 0014

DOF PC.<sub>1</sub>: 0000 0014 IR: XXXX XXXX

EX PC.2: 0000 0013 A: 0000 0020 B: 0000 0010 RW: 1 DA: 04 MD: 0 BS: 0 PS: X MW: 0 FS: 9 MB: 0 MA: 0 CS: X D': X

WB D0: 0000 0010 D1: XXXX XXXX D2: 0000 0000 RW: 1 DA: 08 MD: 0

Time Cycle 7

IF PC: 0000 0014 R7: 0000 0020

DOF PC.;: 0000 0014 IR: XXXX XXXX

EX PC.2: 0000 0013 A:XXXX XXXX B: XXXX XXXX RW: X DA: XX MD:X BS: X PS:X MW:X FS:X MB:X CS:X D':X


WB D0: 0000 0010 D1: XXXX XXXX D2: 0000 0000 RW: 1 DA: 04 MD:0

Time Cycle 8


R4: 0000 0010

Fields not specified above have fixed values throughout or are unused: SH. Based on the register contents, the branch is taken. The data hazards are avoided, but due to the control hazard, the last two instructions are erroneously executed.


# 10-17.




## 10-18.



# 10-19.\*



# 10-20.



# 10-21.

### (a) Branch if overflow

				R		M		Р	M		L		M			
Action	Address	MZ	CA	W	DX	D	BS	S	W	FS	С	MA	В	AX	вх	CS
$R_{31} \leftarrow CC \land 00001$	BOV0	01	01	1	1F	0	00	0	0	8	0	10	1	00	00	11
$MC \leftarrow MC + 1 \text{ (NOP)}$	BOV1	01	00	0	00	0	00	0	0	0	0	00	0	00	00	00
if $(R_{31}=0)MC \leftarrow BOV5$ else $MC \leftarrow MC + 1$	BOV2	11	BOV5	0	00	0	00	0	0	0	0	00	0	1F	00	00
$MC \leftarrow MC + 1 \text{ (NOP)}$	BOV3	01	00	0	00	0	00	0	0	0	0	00	0	00	00	00
$PC \leftarrow PC_{-1} + \text{se } IM$	BOV4	01	00	0	00	0	11	0	0	0	0	01	1	00	00	01
$MC \leftarrow IDLE$	BOV5	00	IDLE	0	00	0	00	0	0	0	0	00	0	00	00	00

### (b) Branch if greater than zero

				R		М		Р	М		L		М			
Action	Address	MZ	CA	W	DX	D	BS	S	W	FS	С	MA	В	AX	вх	CS
R31 ←CC ∧ 11000	BLZ0	01	04	1	1F	0	00	©.	0	8	0	10	1	00	00	11
$MC \leftarrow MC + 1 \text{ (NOP)}$	BLZ1	01	00	0	00,5	0:	00	0	0	0	0	00	0	00	00	00
if $(R_{31}=0)MC \leftarrow BOV5$ else $MC \leftarrow MC + 1$	BLZ2	11	BLZ5	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		000	00	0	0	0	0	00	0	1F	00	00
$MC \leftarrow MC + 1 \text{ (NOP)}$	BLZ3	01	00	100 gr	00	0	00	0	0	0	0	00	0	00	00	00
$PC \leftarrow PC - 1 + \text{se } IM$	BLZ4	61	00		00	0	11	0	0	0	0	01	1	00	00	01
$MC \leftarrow IDLE$	BLZ5	0000	IDLE	0	00	0	00	0	0	0	0	00	0	00	00	00

## (c) Compare Less Than

R M PM L M

Action	Addres	s MZ	CA	W	DX	D	BS	S	W	FS	С	MA	В	AX	ВХ	CS
$R[SA] - R[SB],$ $CC \leftarrow L \parallel Z \parallel N \parallel C \parallel V$	CGT0	01	00	0	00	0	00	0	0	5	1	00	0	00	00	00
$MC \leftarrow MC + 1 \text{ (NOP)}$	CGT1	01	00	0	00	0	00	0	0	0	0	00	0	00	00	00
$R_{31} \leftarrow CC \wedge 10000$	CGT2	01	18	1	1F	0	00	0	0	8	0	10	1	00	00	11
$MC \leftarrow MC + 1 \text{ (NOP)}$	CGT3	01	00	0	00	0	00	0	0	0	0	00	0	00	00	00
if $(R_{31}\neq 0)$ $MC \leftarrow CGT7$ else $MC \leftarrow MC + 1$	CGT4	11	CGT7	0	00	0	00	1	0	0	0	00	0	1F	00	00
$MC \leftarrow MC + 1 \text{ (NOP)}$	CGT5	01	00	0	00	0	00	0	0	0	0	00	0	00	00	00
$PC \leftarrow PC_{-1} + \text{se } IM_S$	CGT6	01	00	0	00	0	11	0	0	0	0	01	1	00	00	10
MC← IDLE	CGT7	10	IDLE	0	00	0	00	0	0	0	0	00	0	00	00	00

## 10-22.

(a) Push

,				R		М		Р	М		L		М			
Action	Address	ΜZ	CA	W	DX	D	BS	S	W	FS	С	MA	В	AX	вх	CS
$R[DR] \leftarrow R[SA] + 1$	PUSH0	01	01	1	01	0	00	0	0	2	0	00	1	00	00	11
$MC \leftarrow MC + 1 \text{ (NOP)}$	PUSH1	01	00	0	00	0	00	0	0	0	0	00	0	00	00	00
$M[R[SA]] \leftarrow R[SB]$	PUSH2	01	00	0	01	0	00	0	1	0	0	00	0	00	00	00
$MC \leftarrow IDLE$	PUSH3	00	IDLE	0	00	0	00	0	0	0	0	00	0	00	00	00

(b) Pop

				R		М		Р	М		L		М			
Action	Address	MZ	CA	W	DX	D	BS	S	W	FS	С	MA	В	AX	ВХ	CS
$R[DR] \leftarrow M[R[SA]]$	POP0	01	00	1	01	1	00	0	0	0	0	00	0	00	00	00
$R[SB] \leftarrow R[SA] - 1$	POP1	01	01	1	00	0	00	0	0	5	0	00	1	00	00	11
$MC \leftarrow IDLE$	POP2	00	IDLE	0	00	0	00	0	0	0	0	00	0	00	00	00

# 10-23.\*

(a) Add with carry

(1)				R	olg Ol	S M	d'itied.	Р	М		L		М			
Action	Address	ΜZ		ZW.	DX	© Del	BS	S	W	FS	С	MA	В	AX	ВХ	CS
$R_{31} \leftarrow CC \land 00010$	AWC0	01	02	il P	AF.	0	00	0	0	8	0	10	1	00	00	11
$R_{16} \leftarrow R[SA] + R[SB]$	AWC1	01	11.000 11.		10	0	00	0	0	2	0	00	0	00	00	00
if $(R_{31}=0)$ $MC \leftarrow AWC5$ else $MC \leftarrow MC + 1$	AWC2	ll S	AWC5	0	00	0	00	0	0	0	0	00	0	1F	00	00
$MC \leftarrow MC + 1 \text{ (NOP)}$	AWC3	01	00	0	00	0	00	0	0	0	0	00	0	00	00	00
$R[DR] \leftarrow R_{16} + 1$	AWC4	01	01	1	01	0	00	0	0	2	0	00	1	10	00	11
MC← IDLE	AWC5	00	IDLE	0	00	0	00	0	0	0	0	00	0	00	00	00

(a) Subtract with borrow

				R		M		Р	M		L		M			
Action	Address	MZ	CA	W	DX	D	BS	S	W	FS	С	MA	В	AX	ВХ	CS
$R_{31} \leftarrow CC \land 00010$	SWB0	01	02	1	1F	0	00	0	0	8	0	10	1	00	00	11
$R_{16} \leftarrow R[SA] - R[SB]$	SWB1	01	00	1	10	0	00	0	0	5	0	00	0	00	00	00
if (R31≠0) <i>MC</i> ← <i>SWB</i> 5 else <i>MC</i> ← <i>MC</i> + 1	SWB2	11	SWB5	0	00	0	00	1	0	0	0	00	0	1F	00	00
$MC \leftarrow MC + 1 \text{ (NOP)}$	SWB3	01	00	0	00	0	00	0	0	0	0	00	0	00	00	00
$R[DR] \leftarrow R_{16} - 1$	SWB4	01	01	1	01	0	00	0	0	5	0	00	1	10	00	11
MC← IDLE	SWB5	00	IDLE	0	00	0	00	0	0	0	0	00	0	00	00	00

## 10-24.

### (a) Add Memory Indirect

				R		М		Р	М		L		М			
Action	Address	MZ	CA	W	DX	D	BS	S	W	FS	С	MA	В	AX	ВХ	CS
	AMI0	01	00	1	10	1	00	0	0	0	0	00	0	00	00	00
(NOP)	AMI1	01	00	0	00	0	00	0	0	0	0	00	0	00	00	00
	AMI2	01	00	1	10	1	00	0	0	0	0	00	0	10	00	00
(NOP)	AMI3	01	00	0	00	0	00	0	0	0	0	00	0	00	00	00
	AMI4	01	00	1	01	0	00	0	0	2	0	00	0	00	10	00
	AMI5	00	IDL	0	00	0	00	0	0	0	0	00	0	00	00	00

### (b) Add to memory

				R		M		Р	М		L		М			
Action	Address	ΜZ	CA	W	DX	D	BS	S	W	FS	С	MA	В	AX	ВХ	CS
$R_{16} \leftarrow M[R[SA]]$	ATM0	01	00	1	10	1	00	0	0	0	0	00	0	00	00	00
$MC \leftarrow MC + 1 \text{ (NOP)}$	ATM1	01	00	0	00	0	00	0	0	0	0	00	0	00	00	00
$R_{16} \leftarrow R_{16} + R[SB]$	ATM2	01	00	1	10	0	00	00	0	2	0	00	0	10	00	00
$MC \leftarrow MC + 1 \text{ (NOP)}$	ATM3	01	00	0	00	y Ori	00	10 10	0	0	0	00	0	00	00	00
$M[R[DR]] \leftarrow R_{16}$	ATM4	01	00	0	01	OSL	00	. 0	1	0	0	00	0	10	00	00
MC← IDLE	ATM5	00	IDLE	X X	000	$\theta_{1}$	00	0	0	0	0	00	0	00	00	00

10-25.\*

Memory Scalar Add (Assume R[SB] > 0 to simplify coding)

	E NOW SOURCES	Sug Sit	o' cita	R		М		Р	М		L		М			
Action	Address	ΜŹ	CA	W	DX	D	BS	S	W	FS	С	MA	В	AX	ВХ	CS
$R_{16} \leftarrow R[SB]$	MSA0	01	00	1	10	0	00	0	0	0	0	00	0	00	00	00
$R_{18} \leftarrow R_0$	MSA1	01	00	1	12	0	00	0	0	0	0	00	0	00	00	00
$R_{16} \leftarrow R_{16} - 1$	MSA2	01	01	1	10	0	00	0	0	5	0	00	1	10	00	11
$MC \leftarrow MC + 1 \text{ (NOP)}$	MSA3	01	00	0	00	0	00	0	0	0	0	00	0	00	00	00
$R_{17} \leftarrow R[SA] + R_{16}$	MSA4	01	00	1	11	0	00	0	0	2	0	00	0	00	10	00
$MC \leftarrow MC + 1 \text{ (NOP)}$	MSA5	01	00	0	00	0	00	0	0	0	0	00	0	00	00	00
if $(R_{16}\neq 0)$ $MC \leftarrow MSA2$ else $MC \leftarrow MC + 1$	MSA6	11	MSA2	0	00	0	00	0	0	0	0	00	0	10	00	00
$R_{18} \leftarrow M[R_{17}] + R_{18}$	MSA7	01	00	1	12	1	00	0	0	0	0	00	0	11	12	00
$R[DR] \leftarrow R_{17}$	MSA8	01	00	1	01	0	00	0	0	0	0	00	0	11	00	00
MC← IDLE	MSA9	00	IDLE	0	00	0	00	0	0	0	0	00	0	00	00	00

10-26.

Memory Vector Add (Assume R[SB] > 0 to simplify coding)

				R		М		Р	М		L		М			
Action	Address	MZ	CA	W	DX	D	BS	S	W	FS	С	MA	В	AX	вх	CS
$R_{16} \leftarrow R[SB]$	MVA0	01	00	1	10	0	00	0	0	0	0	00	0	00	00	00
$MC \leftarrow MC + 1 \text{ (NOP)}$	MVA1	01	00	0	00	0	00	0	0	0	0	00	0	00	00	00
$R_{16} \leftarrow R_{16} - 1$	MVA2	01	01	1	10	0	00	0	0	5	0	00	1	10	00	11
$MC \leftarrow MC + 1 \text{ (NOP)}$	MVA3	01	00	0	00	0	00	0	0	0	0	00	0	00	00	00
$R_{17} \leftarrow R[SA] + R_{16}$	MVA4	01	00	1	11	0	00	0	0	2	0	00	0	00	10	00
$R_{18} \leftarrow R_{16} + R[DR]$	MVA5	01	00	1	12	0	00	0	0	2	0	00	0	10	00	00
$R_{19} \leftarrow M[R_{17}]$	MVA6	01	00	1	13	1	00	0	0	0	0	00	0	11	00	00
$R_{20} \leftarrow M[R_{18}]$	MVA7	01	00	1	14	1	00	0	0	0	0	00	0	12	00	00
$MC \leftarrow MC + 1 \text{ (NOP)}$	MVA8	01	00	0	00	0	00	0	0	0	0	00	0	00	00	00
$R_{21} \leftarrow R_{19} + R_{20}$	MVA9	01	00	1	15	0	00	0	0	2	0	00	0	13	14	00
if $(R_{16}\neq 0)$ $MC \leftarrow MVA2$ else $MC \leftarrow MC + 1$	MVA10	11	MVA2	0	00	O Schill	00	0%	0	0	0	00	0	10	00	00
$M[R_{18}] \leftarrow R_{21}$	MVA11	01	00	0	010	<b>0</b> 00	00	. 0	1	0	0	00	0	12	15	00
$MC \leftarrow IDLE$	MSA12	00	IDLE	500	00	0	00	0	0	0	0	00	0	00	00	00

### 10-27.

(a)

```
R[DR] \leftarrow (R[SA][31:24] + R[SB][31:24],

R[SA][23:16] + R[SB][23:16],

R[SA][15:8] + R[SB][15:8],

R[SA][7:0] + R[SB][7:0])
```

(b) The function unit requires an additional Add operation in which the carries entering bits 0, 8, 16, and 24 are set to 0. All potential condition codes produced by the operation, including carries from bits 7, 15, 23 and 31 are ignored.

#### 10-28.

- (a) For 16-bit words, the operation can produce a 128-bit result containing 128/16 = 8 minimum words.
- (b) For each SPE, there are 128/8 = 16 average bytes produced. Using the eight SPEs,  $8 \times 16 = 1286$  average bytes can be produced.