


## Simulation 2 in examples


Name the nets (wires) to be used in plots: Vin1, Vin2, Vou1, Vout2:

Press N, type the name (Vou1) and place the marker on the left output wire in the schematic.

Place the same marker to the right output, the name number will be incremented automatically, it will get name Vout2.




Simulate the device operating points: Edit the simulation profile, change it to BIAS POINT.



The screenshot displays the Cadence Virtuoso schematic editor interface. The top toolbar contains various design tools. The left-hand panel shows a project hierarchy for 'ES63115M2.op'. The central workspace shows a schematic diagram of a CMOS circuit, including a differential pair with PMOS and NMOS transistors, resistors, and capacitors. A simulation profile menu is open, showing options like 'Run', 'View Simulation Results', and 'Enable Bias Points'. The bottom panel features a command window and an online DRCs table.



Severity	DRC Type	Description	Detail	Location	Page	Schematic
Error	Physical	ERROR(ORCAP-36022): Property "PCB Footprint" missing from instance M5: SCHEMATIC1, PAGE1 (3.50, 3.00).	/M5	SCHEMATIC1, PAGE1 (3.50, 3.00)	PAGE1	SCHEMATIC1
Error	Physical	ERROR(ORCAP-36022): Pin number missing from Pin "g" of Package CMOSN, M5 SCHEMATIC1, PAGE1 (3.40, 3.10). All pins should be numbered.	/M5	SCHEMATIC1, PAGE1 (3.40, 3.10)	PAGE1	SCHEMATIC1
Error	Physical	ERROR(ORCAP-36022): Pin number missing from Pin "g" of Package CMOSN, M5 SCHEMATIC1, PAGE1 (3.70, 3.30). All pins should be numbered.	/M5	SCHEMATIC1, PAGE1 (3.70, 3.30)	PAGE1	SCHEMATIC1
Error	Physical	ERROR(ORCAP-36022): Pin number missing from Pin "b" of Package CMOSN, M5 SCHEMATIC1, PAGE1 (3.80, 3.10). All pins should be numbered.	/M5	SCHEMATIC1, PAGE1 (3.80, 3.10)	PAGE1	SCHEMATIC1
Error	Physical	ERROR(ORCAP-36022): Pin number missing from Pin "b" of Package CMOSN, M5 SCHEMATIC1, PAGE1 (3.70, 2.90). All pins should be numbered.	/M5	SCHEMATIC1, PAGE1 (3.70, 2.90)	PAGE1	SCHEMATIC1
Error	Physical	ERROR(ORCAP-36022): Pin number missing from Pin "d" of Package CMOSN, M1: SCHEMATIC1, PAGE1 (3.70, 2.20). All pins should be numbered.	/M1	SCHEMATIC1, PAGE1 (3.70, 2.20)	PAGE1	SCHEMATIC1
Error	Physical	ERROR(ORCAP-36022): Pin number missing from Pin "c" of Package CMOSN, M1: SCHEMATIC1, PAGE1 (3.70, 1.80). All pins should be numbered.	/M1	SCHEMATIC1, PAGE1 (3.70, 1.80)	PAGE1	SCHEMATIC1



However, the value  $V_{out} = -0.82 \text{ V}$  is somewhat small so that the room for decrease of  $V_{out}$  from the steady state value is much smaller than the room for increase of  $V_{out}$ . It would result in clipping of the negative half-wave of  $V_{out}$  with small amplitude of  $V_{in}$  due to M5 or M6 entering the triode mode. The operating point can be moved to a higher DC voltage so that a sinusoidal  $V_{out}$  can have greater amplitude without waveform distortion of clipping.

The possible range of  $V_{out}$  can be explored by simulation of the DC transfer characteristic  $V_{out}(V_{in})$ .

The amplitude of  $V_{in}$  should be greater than  $1.4 \cdot V_{ov1}$ , where  $V_{ov}$  is overdrive voltage of transistors in the differential pair. Due to symmetry it is sufficient to monitor  $V_{out}$  in one side of the differential stage.





One can see that with  $V_{in} = 0$  the DC output voltage is -0.82V, the same as the bias point shown in the schematic.

The DC transfer characteristics shows that  $V_{out}$  can be as low as -1.8V and as high as +0.8 V.

Thus,  $V_{out}$  can decrease by 1 V and increase by 1.6 V. For operation with sinusoidal signals one would like to see similar changes  $\pm 1.3$  V possible with the steady state value of  $V_{out} = -0.5$  V DC.


The adjustment of the DC operating point can be achieved with a minor change of n-MOSFET width  $W_5=W_6$  or p-MOSFET widths  $W_1=W_2$ , or  $W_3$ .

Note that the operating point is very sensitive to change of  $W_5=W_6$ . Technically it is easier to change  $W_1=W_2$  or to allow for a minor change of the bias current with adjustment of  $W_3$ .



Now the DC output voltage is much closer to -0.5V. The bias current was not changed significantly.

The updated DC transfer characteristic shows zero of V1 shifted to the left.




One can see that input voltage swing can be about +/- 0.1 V.



The slope of this characteristic is the AC voltage gain for single ended output Vout1:  $A_v = V_{out1}/V_{id}$ , where  $V_{id}$  is differential voltage  $V_{in1}-V_{in2}$ . Within the linear part of the transfer characteristic the change of V1 by 0.1 V results in change of Vout by 1.6 V. Thus, the differential voltage gain for single ended output is about 16 times or 24 dB.

The next step is to obtain the Bode plot for transfer function of the amplifier (voltage gain).

Edit the simulation profile as follows




Plot windows template for Bode plot with separate plots for magnitude and phase angle. Arrows show two options.




Place the Bode plot dB marker-separate to Vout1, delete the previous regular voltage probe marker.

Run the simulation.




Net step is to measure the amplifier bandwidth (low pass cut-off frequency at  $-3\text{dB}$  point) with 2 clicks.







Click the function then select and click the output variable so that the variable of interest is placed into parentheses of the function.



One should get a window at the bottom of the plot with the bandwidth report. One can add an accurate DC voltage gain value.




This expression will provide the value in Volts. In order to get it in dB units, one should insert dB and parentheses as follows:  $\text{Max}(\text{dB}(\text{V}(\text{Vout1})))$ . It would result in the following




Print the Bode plot to a pdf file for incorporation to the report. Similarly obtain other Bode plots for modified circuits as requested in Sim 2 assignment. In the circuit with greater load capacitance it was requested to find unity gain frequency (ft) in addition to DC voltage gain and cut-off frequency.

For that one should use the following function



Note that for the circuit without external load capacitance (just a negligibly small 1 femto Farad) requesting zero would results in an error because the voltage gain plot never crossed zero dB in the specified range.



One should see a visible crossing of the Vout response with 0 dB level in the plot in order to request zero. These parameters are extracted from simulated results so that in cases of errors in finding parameters as shown above some circuits would need to be resimulated with extension of the frequency range then the parameter can be requested again.

For the differential output the voltage gain is twice greater (+6 dB).

