

MOSFET output resistance

Early voltage

Early voltage parameter

Load line (review)

MOSFET output resistance

Measurement of the MOSFET output resistance

MOSFET design parameter: Early voltage Dependence on gate length L

Process parameter: Early voltage PARAMETER


Typical values of Early voltage parameters for L= 0.5 um node

Load Line equation: VDD= VDS + ID RD

У

plot y(x)


Load resistor converts change of the drain current into change of the output voltage




Output voltage change

Load Line is the I-V characteristic of the resistive load presented as ID vs VDS

Let us estimate the MOSFET operating point: V^*_{DS} and I_D For the drain current we assume that the square law is valid (the MOSFET operates in the saturation mode)




 $V*_{DS} = V_{DD} - I_{D}R_{D} = 3-0.18 \text{ mA} * 10\text{k} = 1.2 \text{ V} > \text{Vov} = 0.3 \text{ V}$ Indeed, MOSFET operates in the saturation mode and use of the square low for estimation of the drain current was adequate With change of D the intersection point of the MOSFET output characteristic and the load line moves along the load line, the change of drain current converts to




One can obtain much greater voltage gain from a single MOSFET stage with use of a current source load constructed with a complementary MOSFET.

Load line for the current source with large resistance RD



The price for that would be the need in a very high DC voltage source: V_{DD2} The power would be dissipated inefficiently due to a large voltage drop across R_D .

LOAD LINE (in context of a MOSFET gain stage) is the current-voltage characteristic of the MOSFET load which shows the dependence of drain current versus voltage between drain and source terminals : $I_D = f(V_{DS})$




In the following viewgraphs a p-MOSFET will be used as a high resistance load which converts a small AC current to a large AC voltage with a small DC voltage drop across the p-MOSFET load

With a smaller slope of the load line the given change of drain current would result in greater change of the output voltage, and greater voltage gain, respectively.


A small slope could be obtained with a high value of resistive load. It would result in a large DC voltage drop across it, a large Vdd would be required and large DC power would be dissipated.

Large V_{DD} is not an option for integrated circuits (IC) because MOSFETs in IC can withstand a relatively small V_{DD} : typically +3 V for the MOSFET technology with a 0.5 um gate length. With small Vdd dissipated power would be small.



In the following viewgraphs a p-MOSFET will be used as a high resistance load which converts a small AC current to a large AC voltage with a small DC voltage drop across the p-MOSFET load


Increase of load resistance increases voltage gain



Suppose load resistance R_D was made very large – infinity.
Would the stage show an INFINITE voltage gain?


THE ANSWER IS NO – the stage will achieve a finite gain value – INTRINSIC GAIN Ao

An ideal current source has no current change with change of output voltage. A good current source can be constructed with large DC voltage source $V_{\tiny DD}$ and large resistor R in series.




- (+) Large voltage gain for AC signal
- (-) n-MOSFET with L= 0.5 um can withstand the max V_{DD} = 3 DC

MOSFET output impedance l'o




The drain current is supported by current source adjusted EXACTLY to the required value of 180 uA



In the stage loaded with an ideal current source the slope of the MOSFET output characteristic itself defines the maximum voltage gain which can be obtained from the stage


Measurement of Output impedance




- 1. Input signal is disconnected.
- 2. Probe AC source Vprobe is connected to output of the stage.
- 3. Vprobe results in some AC current going to the stage output (the MOSFET drain terminal)

IMPORTANT: the signal source is replaced with a short circuit to convert n-MOSFET under test to a current source

$$r_o = V_{probe}/I_{probe}$$




Designing MOSFET with required ro: Early voltage VA



Early voltage VA is a design parameter

MOSFET Output characteristics Output impedance of the MOSFET scales down with DC drain current VOV = 0.4V $r_o = \frac{V_A}{I_D}$ Gate length is fixed: Vov = 0.3V L=const => VA =const 180 μΑ Early Voltage Vov = 0.1V

Effective gate length depends on VDS



Early voltage parameter VA' is a process parameter

180 uA

In order to increase the Early voltage VA one can increase the gate length L

se the Early voltage VA

the gate length L

$$V'_A = \frac{V_A}{L} = const$$

Often designs require to keep the same drain current for a MOSFET while adjusting L and increase of Vov is not desirable


Aspect ratio = W/L =const

Output characteristics of two MOSFETs:

$$L_2 = 2L_1, W_2 = 2W_1$$
, Vov =0.3V


 $V_{A2}(L_2=1 \mu m)$ V_{A1} (L1=0.5 μm)





For AC signals DC voltage sources represent short circuits (i.e., VDD Ground) and DC current sources represent open circuits (no AC current can flow through them). The output voltage is measured between the drain (+) and ground (-): since the AC component of the drain current enters negative terminal of the resistor, output voltage has to have negative sign (it is indeed inverted): Vout = - rold = -gm ro Vsig.

Role of Rolin voltage gain Av



Since Vdd⇔Ground, **r**o and **R**D are in parallel for AC

$$A_{V} = GmReg \qquad \begin{array}{l} Requiv = \\ = (r_{0} IIR_{D}) \\ A_{V} = A_{0} \cdot \frac{R_{D}}{r_{0} + R_{D}} \end{array}$$

Often RD is selected to be matching r_0 : in the latter case $A_v = A_0/2$

Early voltage parameters in n- and p-MOSFETs

$$h-mos$$
 $V_{An} = 20 V_{\mu m}$
 $L_{p} = lo V_{\mu m}$
 $L_{p} = lo V_{\mu m}$
 $V_{Ap} = lo V_{\mu m}$
 $V_{p} = lo V_{p}$
 $V_{p} = lo V_{p}$
 $V_{p} = lo V_{p}$

Often in circuits n-MOS and p-MOS transistors are connected in a chain and therefore have the same drain current. It will be reasonable to select gate lengths for n-MOS and p-MOS transistors to have similar VA to have n-MOS and p-MOS with similar output impedances (since Vdd Ground for AC signal, fon and fop are in parallel from the point of view of AC signals).

The sent =
$$\frac{100}{25}$$
 Rout $\frac{100}{25}$ Rout $\frac{100}{25}$ $\frac{100}{25}$ $\frac{100}{25}$ $\frac{100}{25}$ $\frac{100}{25}$