EEO353 Lab 5 Oscillators

Pete Mills

 $March\ 18,\ 2024$

Copy of Original Assignment

Assignment 5 - Oscillators

This Assignment aims at verifying and expanding, with experiments and supporting simulations, your knowledge and understanding of oscillator circuits.

Please document each step with snapshots, pictures, and your observations. Please make visible on WaveForms the date and time fields (top left) and the serial number (bottom right) of your Analog Discovery. Also, please include this page.




Figure 2

- 1) Using the simulator, design the configuration in Fig. 1 (15pts)
 - a) simulate the oscillation and report the frequency and the approximate voltage swing
 - b) explain in your own words how the circuit operates
 - c) explain why the supply should not exceed 1.4V
- 2) Build the circuit at (1) and experimentally reproduce all the simulation (35pts)
- 3) Using the simulator, design the configuration in Fig. 2 (15pts)
 - a) simulate the oscillation and report the frequency and the approximate voltage swing
 - b) explain in your own words how the circuit operates
 - c) simulate with an ideal inductor and with the actual inductor used in (4); explain in your own words any difference
- 4) Build the circuit at (3) and experimentally reproduce the simulation (35pts)

Note1: Cc, Ro and Co represent the load of the AC-coupled Oscilloscope

Note2: Use a commercial leaded 20µH inductor (e.g. CTX20-2)

Summary

This lab explores oscillator circuits through simulation and practical implementation. It begins with simulating a particular oscillator, analyzing its frequency, voltage swing, and the importance of limiting the supply voltage. Then, we build and verify the oscillator experimentally. Next, a different type of oscillator is simulated, and differences between ideal and real-world inductors are observed. Finally, the this oscillator circuit is constructed and validated through practical experimentation, providing an understanding of oscillator circuit operation and design.

1 Using the simulator, design the configuration in Fig. 1

a)




Figure 1: The simulation reveals an output swing of 275 mV at 450 kHz

b)

For this circuit to operate, an initial pulse is provided to the circuit. After each PNP-NPN stage, there is a Low Pass Filter (LPF). The LPF and internal switching time of the BJT causes a delay in the signal by about 1.5 µs. The signal is also inverted after each stage. By the third phase, the signal is restored to its original polarity, and delayed by 3.0 µs. This signal is routed back to the input of the circuit and starts the process over again. In this way the circuit is able to oscillate.

 $\mathbf{c})$

This circuit will not oscillate if the supply voltage increased to 1.45 V as the feedback voltage from the third stage keeps the first transistor pair in saturation i.e., $V_{be}(NPN) > 0.6 \text{ V}$ and $V_{be}(PNP) > -0.65 \text{ V}$. Given this observation we can conclude that the transistors will not turn OFF and thus no oscillation can occur. Of course, the V_{be} above are typical values and may vary from part to part.

During simulation it is further observed that when V+ is $1.55\,V$, the collector current exceeds the maximum rating of the 2N3906 and 2N3904 transistors of $200\,\mathrm{mA}$. For this reason the supply should not exceed

 $1.4\,\mathrm{V}$ because when the transistors are operated beyond their absolute maximum operating limits permanent damage can occur.

2 Build the circuit at (1) and experimentally reproduce all the simulation

a)

I was never able to get circuit 1 to oscillate. I reviewed the schematic and circuit build many times over and did not find an error. I built a transistor curve tracer with the Analog discovery to test each PNP and NPN transistor in the circuit and found that they all function as expected. I attempted starting the oscillator by pulling up and pulling down the pulse input. I also attempted to source and sink a short pulse to the pulse input as was done in the simulation. At stage 1 of the oscilator I measured $V_{be} = 0.23 \,\mathrm{V}$ and stage 2 I measured $V_{be} = 0.7 \,\mathrm{V}$. None of these activities helped.

With much help from the professor I was able to make some changes to get the output of this oscillator closer to what is expected. The signal is still higher amplitude and much higher frequency than the simulation. Since the frequency is a factor of 8 faster, I believe there is an error. Without an error, the simulation and experiment should match much closer.

To investigate the error I confirmed circuit layout, and component values - both by visual inspection and physical measurement. While the capacitors I used were 10% higher than the simulation, this is still within the toleance band of the caps. To confirm this is not an issue, I modified the simulation to use capacitance values that match the real-world values and found that the oscillation frequency remains the same as with the original cap value. Still, the circuit operates much higher than the simulation. I also reconfirmed that each NPN and PNP in the circuit is not damaged by running them thru a curve tracer i made on the AD3.




Figure 2: Building circuit 1 on a breadboard




Figure 3: Esperimental circuit showing an output swing of $600\,\mathrm{mV}$ at $3.7\,\mathrm{MHz}$




Figure 4: Transistor tester used to test each transistor in circuit 1 $\,$

3 Using the simulator, design the configuration in Fig. 2

a)




Figure 5: The simulation reveals an output of ${\approx}8.1\,\mathrm{V}$ at $480\,\mathrm{kHz}$

b)

This heart of this oscillator is the LC tank circuit formed by L1, C1, and C2. This circuit receives feedback from the emitter of Q1. It is Q1 that also amplifies the signal allowing for higher output voltage and continued oscillation via the feedback already described. C4 removes the DC offset so the output signal has a balanced output signal either side of 0V.

c)




Figure 6: The simulation reveals an output of $\approx\!8.1\,\mathrm{V}$ at 480 kHz for both the ideal inductor and the CTX20-2 Spice model.

4 Build the circuit at (3) and experimentally reproduce the simulation

 $\mathbf{a})$




Figure 7: Building circuit 2 on a breadboard




Figure 8: Building the circuit I measure $\approx 2.3 \,\mathrm{V}$ p-p at $\approx 500 \,\mathrm{kHz}$.

Notice that the simulation is centered on 0 V, whereas the experimental circuit measurement is centered on 5.0 V. I believe this is because the Analog Discovery does not support AC coupling. I was able to find the coupling setting, but it is disabled and set to DC. Further evidence of this hypothesis is confirmed when probing the simulation on the R3-C5 net and observing the same waveform as the experimental circuit.

However, when comparing the simulatio vs experiment it is observed the the frequency is a near match, while the amplitude is off by a factor of 4. So there is something working here. Reviewing the circuit build I find no errors, and the components measure to be the correct value. Then, I recall step 3C - to simulate with an ideal inductor vs CTX20-2 spice model and that I could observe no difference. This leads me to a hypothesis that the simulated circuit is only using the ideal inductor and that when measuring the experimental circuit, the inductor's DC resistance and impedance is causing the attenuation observed. If professor could offer feedback on this hypothesis it would be appreciated.