

Simulation 3

Suggested approaches

Given: the schematic with a 100 fF capacitive load, the bias current (set by R_{ref} and the PMOS widths ratio of 5 in the current mirror), design specs with DC gain values of $A_d > 40$ dB, $A_{cm} > -40$ dB.

Goals: learn use of g_m/I_d (V_{GS}) and I_d/W (V_{GS}) charts for achieving the design objectives in a short period of time (with the smallest number of PSpice iterations).

Objectives: obtain the set of L and W to meet the specs on DC gain values with greater BW for the given DC bias current.

The specs can be met in broad ranges of MOSFET dimensions. Preferences should be given to the smallest MOSFET dimensions.

Suggested approach:

1. Select the minimal $L = 0.5$ μm for the lowest MOSFET capacitances and the smallest dimensions. Estimate V_{GS} and W for all MOSFETs with g_m/I_d and I_d/W charts.
2. Enter the schematic into PSpice with selected L and W values, verify the DC currents, V_{GS} and V_{DS} values, correct W for desired V_{DS} .
3. Obtain Bode plots for A_d and A_{cm} , compare the DC gain values for A_d and A_{cm} with the specs. For improved A_d select greater L for the PMOS devices in the differential pair. For lower A_{cm} select greater L for the PMOS devices in the current source (the mirror) biasing the stage.

Examples:

1. Rref was requested to be 150 k. Estimate the bias current:

In order to get low A_{cm} the PMOS of the current source should operate in the saturation region with a small V_{ov} . Let V_{GS} for the PMOS in the current mirror to be 1V (the absolute value).

The voltage drop across Rref would be $V_{DD} - V_{SS} - V_{GS} = 3V$. The reference current would be $3/0.15M = 20 \mu A$.

Neglect the dependence of the drain current on V_{DS} of the PMOS in the current source (early effect).

With that and PMOS width ratio of 5 the bias current of the stage would be $5 \times 20 = 100 \mu A$.

2. The PMOSFETS in the differential pair would operate at $I_d = 50 \mu A$. Select $g_m/I_d = 20$.

With $L = 0.5 \mu m$ it would result in $V_{GS} = 0.87V$ and 0.2 mA per micron of the width. Thus, $W = I_d/0.2 = 250 \mu m$.

Do not be discouraged if estimates result in W values of hundreds of μm . Wide MOSFETs are obtained by parallel connection of devices with smaller W .

3. The NMOSFETs in the current mirror load would operate at the same $I_d = 50 \mu A$ (52 μm with the optional correction). $V_{GS} = V_{DS}$ due to the diode connection and symmetry: both NMOS devices have the same W , L and the currents for the pair. Selection of W for the meeting the g_m specs is not so critical. Primarily, it would affect the DC output voltage. Let us select $V_{GS} = 0.8 \text{ V}$, it would be $V_{out} = V_{SS} + V_{DS} = -1.2V \text{ DC}$.

For $L = 0.5 \mu m$ and $V_{GS} = 0.8 \text{ V}$ the I_d/W would be $10 \mu A/\mu m$ which results in $W = 5 \mu m$. Do not select $W < 2.5 \mu m$. It would be too small for fabrication with a $0.5 \mu m$ gate length technology.

4. For the PMOS in the current source (mirror) one can start with $L = 0.5 \text{ } \mu\text{m}$ to see where we are with A_{cm} . One would anticipate smaller V_{ov} (select V_{GS} closer to the absolute value of V_{tp}) however it would result in wider PMOS.

Initially for the reference source (the diode) we started with $V_{DS} = V_{GS} = 1\text{V}$. With that it would be $1.5 \text{ } \mu\text{A/W}$ and $W = 100 \text{ } \mu\text{A} / 1.5 = 67 \text{ } \mu\text{m}$.

The PMOS threshold for this model is about -0.9V (see sim 1). Therefore, the absolute value of V_{ov} would be 0.1 V . In the PMOS differential pair the absolute value of $V_{GS} = 0.87\text{V}$. Thus, the PMOS of the current source would operate with $V_{DS} = V_{DD} - V_{GS}$ in the diff. pair $= 2 - 0.87 = 1.13\text{V}$. It is much greater than 0.1 V so one can expect the operation of the PMOS current source in the saturation mode with high differential output resistance $r_o = R_{ss}$ required for low A_{cm} .

For $V_{GS} = 1.1\text{V}$ it would result in $3 \text{ } \mu\text{A/W}$ and $W = 100 \text{ } \mu\text{A} / 3 = 33 \text{ } \mu\text{m}$. It would be no problem with A_{cm} as well.

For the given bias current one can obtain greater differential voltage gain with increase of the Early voltage by increasing L in the PMOS differential pair. Say, let $L = 1 \text{ } \mu\text{m}$: V_{GS} would be 0.98V , I_d/W would be $90 \text{ nA}/\mu\text{m}$, and $W = 50 / 0.09 = 550 \text{ } \mu\text{m}$.

$V_{out \text{ AC}}$ would be equal to A_d with $V_{id} = 1 \text{ V}$. For that input voltages would be selected to be 0.5 V and -0.5 V AC . $V_{out \text{ AC}}$ would be equal to A_{cm} with $V_{icm} = 1 \text{ V}$. For that the both input voltages would be selected to be 1 V AC .

4. Trading gain for bandwidth.

In Sim 3 the bias current was set initially for simplicity. With the maximum recommended $g_m/I_d = 20$ it would result in moderate MOSFET widths and high g_m for greater GBW product.

The GBW is defined by g_m and C_L , one would estimate it as
 $50 \mu A \times 20 \text{ 1/V} / 6.28 / 0.1 \text{ pF} = 1e-3 / 0.628e-12 = 1.6 \text{ GHz}.$

With the differential gain of 40 dB ($\times 100$) one would expect the -3 dB level BW of 16 MHz.

Selecting greater L would result in greater A_d at the cost of higher output resistance.
the bandwidth would be reduced.

In addition, greater W would result in additional load capacitance.

With $L = 0.5 \mu m$ C_{gd} of PMOS = $C_{ov} \times W = 0.4 \text{ fF}/\mu m \times 250 \mu m = 100 \text{ fF}$ In addition to $C_L = 100 \text{ fF}.$

The impact of C_{gd} of NMOS can be neglected. The total capacitive load would double.

One expect a half of GBW product and the BW, respectively.

With $L=1 \mu m$ the BW would be even lower due to greater C_{gd} and the capacitive load, respectively.

One can increase L of NMOS to $1 \mu m$ for a minor increase of the DC voltage gain.


The output resistance of the MOSFETs and the stage, respectively would be hard to estimate numerically (as seen in Sim1). Basically, one has to watch V_{DS} for the devices and make sure it is high enough compared to V_{ov} .

An accurate value of the differential gain would be obtained with PSPICE simulation.

PMOSFET

g_m/I_d (1/V)

I_d/W (A/ μ m)



NMOSFET

g_m/I_d (1/V)

I_d/W (A/ μm)

