2N3906

General Purpose Transistors

PNP Silicon

Features

• Pb-Free Packages are Available*

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector - Emitter Voltage	V _{CEO}	40	Vdc
Collector - Base Voltage	V _{CBO}	40	Vdc
Emitter – Base Voltage	V _{EBO}	5.0	Vdc
Collector Current - Continuous	Ic	200	mAdc
Total Device Dissipation @ T _A = 25°C Derate above 25°C	P _D	625 5.0	mW mW/°C
Total Power Dissipation @ T _A = 60°C	P _D	250	mW
Total Device Dissipation @ T _C = 25°C Derate above 25°C	P _D	1.5 12	W mW/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-55 to +150	°C

THERMAL CHARACTERISTICS (Note 1)

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	200	°C/W
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	83.3	°C/W


Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


1. Indicates Data in addition to JEDEC Requirements.




ON Semiconductor®

http://onsemi.com





MARKING DIAGRAM



A = Assembly Location

= Wafer Lot

Y = Year

W = Work Week

■ = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

2N3906

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted)


	Character	Symbol	Min	Max	Unit	
OFF CHARACTERIS	TICS				•	
Collector - Emitter Br	Collector – Emitter Breakdown Voltage (Note 2) (I _C = 1.0 mAdc, I _B = 0)				-	Vdc
Collector - Base Brea	kdown Voltage	$(I_C = 10 \mu Adc, I_E = 0)$	V _{(BR)CBO}	40	-	Vdc
Emitter - Base Break	down Voltage	$(I_E = 10 \mu Adc, I_C = 0)$	V _{(BR)EBO}	5.0	_	Vdc
Base Cutoff Current		(V _{CE} = 30 Vdc, V _{EB} = 3.0 Vdc)	I _{BL}	-	50	nAdc
Collector Cutoff Curre	ent	(V _{CE} = 30 Vdc, V _{EB} = 3.0 Vdc)	I _{CEX}	-	50	nAdc
ON CHARACTERIST	TICS (Note 2)			•		-
DC Current Gain		h _{FE}	60 80 100 60 30	- 300 - -	_	
Collector - Emitter Sa	turation Voltage	$(I_C = 10 \text{ mAdc}, I_B = 1.0 \text{ mAdc})$ $(I_C = 50 \text{ mAdc}, I_B = 5.0 \text{ mAdc})$	V _{CE(sat)}	- -	0.25 0.4	Vdc
Base – Emitter Saturation Voltage ($I_C = 10 \text{ mAdc}, I_B = 1.0 \text{ mAdc}$) ($I_C = 50 \text{ mAdc}, I_B = 5.0 \text{ mAdc}$)		V _{BE(sat)}	0.65 -	0.85 0.95	Vdc	
SMALL-SIGNAL CH	IARACTERISTICS					
Current-Gain - Ban	dwidth Product (I _C	= 10 mAdc, V _{CE} = 20 Vdc, f = 100 MHz)	f _T	250	-	MHz
Output Capacitance		(V _{CB} = 5.0 Vdc, I _E = 0, f = 1.0 MHz)	C _{obo}	-	4.5	pF
Input Capacitance		(V _{EB} = 0.5 Vdc, I _C = 0, f = 1.0 MHz)	C _{ibo}	-	10	pF
Input Impedance	(I _C	= 1.0 mAdc, V _{CE} = 10 Vdc, f = 1.0 kHz)	h _{ie}	2.0	12	kΩ
Voltage Feedback Ra	atio (I _C	= 1.0 mAdc, V _{CE} = 10 Vdc, f = 1.0 kHz)	h _{re}	0.1	10	X 10 ⁻⁴
Small-Signal Current	Gain (I _C	= 1.0 mAdc, V _{CE} = 10 Vdc, f = 1.0 kHz)	h _{fe}	100	400	-
Output Admittance ($I_C = 1.0 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}, f = 1.0 \text{ kHz}$)		h _{oe}	3.0	60	μmhos	
Noise Figure	(I _C = 100 μAdc, \	$V_{CE} = 5.0 \text{ Vdc}, R_S = 1.0 \text{ k}\Omega, f = 1.0 \text{ kHz}$	NF	-	4.0	dB
SWITCHING CHARA	CTERISTICS					
Delay Time $(V_{CC} = 3.0 \text{ Vdc}, V_{BE} = 0.5 \text{ Vdc},$		t _d	-	35	ns	
Rise Time	$I_C = 10 \text{ mAdc}, I_{B1} = 1.0$		t _r	-	35	ns
Storage Time	(V _{CC} = 3.0 Vdc, I _C = 10	0 mAdc, I _{B1} = I _{B2} = 1.0 mAdc)	t _s	-	225	ns
Fall Time	(V _{CC} = 3.0 Vdc, I _C = 10	0 mAdc, I _{B1} = I _{B2} = 1.0 mAdc)	t _f	-	75	ns

^{2.} Pulse Test: Pulse Width ≤ 300 μs; Duty Cycle ≤ 2%.

ORDERING INFORMATION


Device	Package	Shipping [†]
2N3906	TO-92	5000 Units / Bulk
2N3906G	TO-92 (Pb-Free)	5000 Units / Bulk
2N3906RL1	TO-92	2000 / Tape & Reel
2N3906RL1G	TO-92 (Pb-Free)	2000 / Tape & Reel
2N3906RLRA	TO-92	2000 / Tape & Reel
2N3906RLRAG	TO-92 (Pb-Free)	2000 / Tape & Reel
2N3906RLRM	TO-92	2000 / Tape & Ammo Box
2N3906RLRMG	TO-92 (Pb-Free)	2000 / Tape & Ammo Box
2N3906RLRP	TO-92	2000 / Tape & Ammo Box
2N3906RLRPG	TO-92 (Pb-Free)	2000 / Tape & Ammo Box

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



^{*} Total shunt capacitance of test jig and connectors

Figure 1. Delay and Rise Time Equivalent Test Circuit




^{*} Total shunt capacitance of test jig and connectors

Figure 2. Storage and Fall Time Equivalent Test Circuit


2N3906

TYPICAL TRANSIENT CHARACTERISTICS



TYPICAL AUDIO SMALL-SIGNAL CHARACTERISTICS NOISE FIGURE VARIATIONS

 $(V_{CE} = -5.0 \text{ Vdc}, T_A = 25^{\circ}\text{C}, Bandwidth = 1.0 \text{ Hz})$




12 f = 1.0 kHz10 NF, NOISE FIGURE (dB) I_C = 50 μ A $I_C = 100 \mu A$ 0.2 2.0 4.0 0.4 1.0 10 20 40 0.1 100 R_q, SOURCE RESISTANCE (k OHMS)

Figure 7.

Figure 8.

h PARAMETERS

 $(V_{CE} = -10 \text{ Vdc}, f = 1.0 \text{ kHz}, T_A = 25^{\circ}\text{C})$







Figure 9. Current Gain

Figure 10. Output Admittance






Figure 11. Input Impedance

Figure 12. Voltage Feedback Ratio

TYPICAL STATIC CHARACTERISTICS




Figure 13. DC Current Gain




Figure 14. Collector Saturation Region




Figure 15. "ON" Voltages






Figure 16. Temperature Coefficients



TO-92 (TO-226) CASE 29-11 **ISSUE AM**

DATE 09 MAR 2007




STRAIGHT LEAD **BULK PACK**



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. CONTOUR OF PACKAGE BEYOND DIMENSION R IS UNCONTROLLED.
 4. LEAD DIMENSION IS UNCONTROLLED IN P AND BEYOND DIMENSION K MINIMUM.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.175	0.205	4.45	5.20
В	0.170	0.210	4.32	5.33
С	0.125	0.165	3.18	4.19
D	0.016	0.021	0.407	0.533
G	0.045	0.055	1.15	1.39
Н	0.095	0.105	2.42	2.66
J	0.015	0.020	0.39	0.50
K	0.500		12.70	
L	0.250		6.35	
N	0.080	0.105	2.04	2.66
Р		0.100		2.54
R	0.115		2.93	
٧	0.135		3.43	



BENT LEAD TAPE & REEL AMMO PACK



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. CONTOUR OF PACKAGE BEYOND DIMENSION R IS UNCONTROLLED.
 4. LEAD DIMENSION IS UNCONTROLLED IN P AND BEYOND DIMENSION K MINIMUM.

	MILLIMETERS				
DIM	MIN	MAX			
Α	4.45	5.20			
В	4.32	5.33			
С	3.18	4.19			
D	0.40	0.54			
G	2.40	2.80			
J	0.39	0.50			
K	12.70				
N	2.04	2.66			
P	1.50	4.00			
R	2.93				
V	3.43				

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42022B	Electronic versions are uncontrolle	'
STATUS:	ON SEMICONDUCTOR STANDARD	accessed directly from the Document versions are uncontrolled except	
NEW STANDARD:		"CONTROLLED COPY" in red.	
DESCRIPTION:	TO-92 (TO-226)		PAGE 1 OF 3

TO-92 (TO-226) CASE 29-11

ISSUE AM

DATE 09 MAR 2007

STYLE 1: PIN 1. 2. 3.	EMITTER BASE COLLECTOR	STYLE 2: PIN 1. 2. 3.	BASE EMITTER COLLECTOR	STYLE 3: PIN 1. 2. 3.	ANODE ANODE CATHODE	STYLE 4: PIN 1. 2. 3.	CATHODE CATHODE ANODE	STYLE 5: PIN 1. 2. 3.	DRAIN
2.	GATE SOURCE & SUBSTRATE DRAIN	STYLE 7: PIN 1. 2. 3.	SOURCE DRAIN GATE	STYLE 8: PIN 1. 2. 3.	DRAIN GATE SOURCE & SUBSTRATE	PIN 1.	BASE 1		CATHODE
2.	ANODE CATHODE & ANODE CATHODE	STYLE 12: PIN 1. 2. 3.	MAIN TERMINAL 1 GATE MAIN TERMINAL 2	PIN 1.	ANODE 1	PIN 1.	EMITTER COLLECTOR BASE	PIN 1. 2.	
2.	ANODE GATE	PIN 1. 2.	COLLECTOR BASE	PIN 1. 2.	ANODE CATHODE	PIN 1. 2.	GATE	2.	NOT CONNECTED
2.	COLLECTOR	PIN 1. 2.	SOURCE GATE DRAIN	STYLE 23: PIN 1. 2. 3.	GATE SOURCE DRAIN	STYLE 24: PIN 1. 2. 3.	EMITTER COLLECTOR/ANODE CATHODE	STYLE 25: PIN 1. 2. 3.	MT 1 GATE
	V _{CC}	PIN 1. 2.	MT	STYLE 28: PIN 1. 2.	CATHODE ANODE GATE	STYLE 29: PIN 1. 2.		PIN 1. 2.	DRAIN
	GATE	PIN 1. 2.		STYLE 33: PIN 1. 2. 3.	RETURN	2.			

DOCUMENT NUMBER:	98ASB42022B	Electronic versions are uncontrolle	'
STATUS:	ON SEMICONDUCTOR STANDARD	accessed directly from the Document versions are uncontrolled except	' '
NEW STANDARD:		"CONTROLLED COPY" in red.	
DESCRIPTION:	TO-92 (TO-226)		PAGE 2 OF 3



DOCUMENT	NUMBER:
08 V S B 42022	R

PAGE 3 OF 3

ISSUE	REVISION	DATE
AM	ADDED BENT-LEAD TAPE & REEL VERSION. REQ. BY J. SUPINA.	09 MAR 2007

ON Semiconductor and una are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. arising out of the application of use of any product or circuit, and specifications can and do vary in different applications and actual performance may vary over time. All operating parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death. associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales