


An FPGA-based Network Switch using SPI Protocol

HW&SW co-design class project

Andrea Pinto
12/16/2021

Introduction

- Basys3
- PMOD Nic 100 Ethernet ports (ENC424J600 processor)
- SPI protocol
- Vivado 2018.3
- Xilinx SDK



Block Design


- Microblaze
- Clock wizard
- Axi_quad_spi
- Network filter module

Constraints file

```

1  set_property IOSTANDARD LVCMOS33 [get_ports clk]
2  set_property PACKAGE_PIN W5 [get_ports clk]
3
4  set_property IOSTANDARD LVCMOS33 [get_ports reset]
5  set_property PACKAGE_PIN R2 [get_ports reset]
6
7  set_property IOSTANDARD LVCMOS33 [get_ports MISO]
8  set_property PACKAGE_PIN B15 [get_ports MISO]
9
10 set_property IOSTANDARD LVCMOS33 [get_ports MOSI]
11 set_property PACKAGE_PIN A16 [get_ports MOSI]
12
13 set_property IOSTANDARD LVCMOS33 [get_ports SCLK]
14 set_property PACKAGE_PIN B16 [get_ports SCLK]
15
16 set_property IOSTANDARD LVCMOS33 [get_ports {SS[0]}]
17 set_property PACKAGE_PIN A14 [get_ports {SS[0]}]

```




HW SW Functionalities Decomposition

- Software:
 - Setup using Xspi libraries
 - Receive packet
 - Forward packet
- Hardware
 - Filtering behaviour


Software Challenges

- Use Xspi library
- Setup phase:
 - Reset
 - Buffer setup
 - Initializing MAC and PHY,
 - Establishing the connection through ETH.
- Implemented methods:
 - Reading and writing from the ENC424J600 memory
 - Receive and forward packet methods
 - Polling ETH interface



Send and receive buffer


Send packet configuration



head and tail management

Receive buffer

Hardware Challenges



Hardware Filter diagram block

- Register size 4 bytes
- 16 registers available
- Register12 is a sync register between HW and SW
- MyReg is a temporary register copied inside register15 to indicate which action the software has to perform

```
process(S_AXI_ACLK)
begin
    if rising_edge(S_AXI_ACLK) then
        if(slv_reg12(7 downto 0) = "00000001") then
            if(slv_reg4(11 downto 0) = "100000000110") then
                myReg <= (C_S_AXI_DATA_WIDTH-1 downto 0 => '1');
            elsif(slv_reg1(1 downto 0) = "10") then
                myReg <= (0 => '1', others => '0');
            else
                myReg <= (1 => '1', others => '0');
            end if;
            myReg1 <= (2 => '1');

            end if;
            slv_reg12 <= (C_S_AXI_DATA_WIDTH-1 downto 0 => '0') ;
        end if;
    end process;
```

VHDL filtering logic

Conclusions

- Pros
 - FPGA advantages : low latency, fast performance, low renewal costs.
 - Easy Sw Implementation using Xspi libraries
- Cons
 - Implementation straight forward in SW
 - though HW SW split.
 - Performances

Thanks !