
An FPGA-based Network Switch using SPI Protocol

HW&SW co-design class project


Introduction

- Basys3
- PMOD Nic 100 Ethernet ports (ENC424J600 processor)
- SPI protocol
- Vivado 2018.3
- Xilinx SDK



Block Design

- Microblaze
- Clock widzard
- Axi_quad_spi
- Network filter module



Constraints file₁

SPI_0+ l01_l◀ microblaze_0_axi_periph AXI Quad SPI axi_quad_spi_1 M00_AXI+ M03_AXI+ l01_I◀ M04_AXI+ SCLK1 M02_ARESETN M03_ACLK SS1[0:0] M03 ARESETN AXI Quad SPI M04_ACLK M04_ARESETN myNetworkFilter_0 AXI Interconnect +S00_AXI s00 axl aclk rst_clk_wiz_1_100M microblaze 0 microblaze_0_local_memory mb_reset mdm_1 + DLMB +INTERRUPT +S_AXI MBDEBUG_0+ MicroBlaze: clk_wiz_1 axi_quad_spi_2 +ILMB S_AXI_ACLK Interrupt mb_debug_sys_rst Debug_SYS_Rst = dcm locked SYS_Rst MicroBlaze Debug Module (MDM) Processor System Reset MicroBlaze ext_spl_dk Clocking Wizard lp2intc_irpt AXI Quad SPI


HW SW Functionalities Decomposition

• Software:

- Setup using Xspi libraries
- Receive packet
- Forward packet
- Hardware
 - Filtering behaviour


Software Challenges

- Use Xspi library
- Setup phase:
 - Reset
 - Buffer setup
 - Initializing MAC and PHY,
 - Establishing the connection through ETH.
- Implemented methods:
 - Reading and writing from the ENC424J600 memory
 - Receive and forward packet methods
 - Polling ETH interface



Send and receive buffer


Send packet configuration



head and tail management

Receive buffer

Hardware Challenges



Hardware Filter diagram block

- Register size 4 bytes
- 16 registers available
- Register12 is a sync register between HW and SW
- MyReg is a temporary register copied inside register15 to indicate wich action the software has to perform

```
process(S_AXI ACLK)
begin
    if rising edge (S AXI ACLK) then
        if(slv reg12(7 downto 0) = "00000001") then
            if(slv reg4(11 downto 0) = "100000000110") then
                myReg <= (C S AXI DATA WIDTH-1 downto 0=> '1');
            elsif(slv reg1(1 downto 0) = "10") then
                myReg <= (0 => '1', others => '0');
            else
                myReg <= (1 => '1', others => '0');
            end if;
            myReq1 <= (2 => '1');
        end if;
        slv reg12 <= (C S AXI DATA WIDTH-1 downto 0 => '0') ;
    end if;
end process;
```

VHDL filtering logic

Conclusions

Pros

- FPGA advantages: low latency, fast performance, low renewal costs.
- Easy Sw Implementation using Xspi libraries

Cons

- Implementation straight forward in SW
- though HW SW split.
- Performances

Thanks!