### **STP110N8F7**



## N-channel 80 V, 6.4 mΩ typ., 80 A, STripFET™ F7 Power MOSFET in a TO-220 package

Datasheet - production data





Figure 1: Internal schematic diagram



### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)max</sub>	I <sub>D</sub>	P <sub>TOT</sub>
STP110N8F7	80 V	7.5 mΩ	80 A	170 W

- Among the lowest R<sub>DS(on)</sub> on the market
- Excellent figure of merit (FoM)
- Low C<sub>rss</sub>/C<sub>iss</sub> ratio for EMI immunity
- High avalanche ruggedness

### **Applications**

Switching applications

### Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

**Table 1: Device summary** 

Order code	Marking	Package	Packaging
STP110N8F7	110N8F7	TO-220	Tube

Contents STP110N8F7

### **Contents**

1	Electrical ratings		
		cal characteristics	
	2.1	Electrical characteristics (curves)	6
3	Test cir	·cuits	8
4	Packag	e mechanical data	9
	4.1	TO-220 package mechanical data	10
5	Revisio	n history	12

STP110N8F7 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V <sub>DS</sub>	Drain-source voltage	80	V	
V <sub>GS</sub>	Gate-source voltage	±20	V	
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25 °C	80 <sup>(1)</sup>	Α	
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	76	Α	
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed) 320			
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C 170			
E <sub>AS</sub> <sup>(3)</sup>	Single pulse avalanche energy 220		mJ	
TJ	Operating junction temperature		°C	
T <sub>stg</sub>	Storage temperature	-55 to 175 °C		

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max	0.88	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient max	62.5	°C/W

<sup>&</sup>lt;sup>(1)</sup>Limited by package

<sup>&</sup>lt;sup>(2)</sup>Pulse width is limited by safe operating area

 $<sup>^{(3)}</sup>Starting~T_j=25^{\circ}C,~I_d=25~A,~V_{dd}=40~V$ 

Electrical characteristics STP110N8F7

### 2 Electrical characteristics

(T<sub>C</sub> = 25 °C unless otherwise specified)

Table 4: On /off states

Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0$ , $I_D = 250 \mu A$	80			>
	Zero gate voltage	$V_{GS} = 0, V_{DS} = 80 \text{ V}$			1	μΑ
I <sub>DSS</sub>	drain current	$V_{GS} = 0$ , $V_{DS} = 80$ V, $T_{C} = 125$ °C			10	μΑ
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS} = 0$ , $V_{GS} = \pm 20 \text{ V}$			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \ \mu A$	2.5		4.5	>
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 40 A		6.4	7.5	mΩ

### Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	3435	-	pF
Coss	Output capacitance	$V_{GS} = 0, V_{DS} = 40 V,$	-	653	-	pF
C <sub>rss</sub>	Reverse transfer capacitance	f = 1 MHz	-	57	-	pF
$Q_g$	Total gate charge	$V_{DD} = 40 \text{ V}, I_D = 80 \text{ A},$	-	46.8	-	nC
$Q_gs$	Gate-source charge	V <sub>GS</sub> = 10 V	-	23.4	-	nC
$Q_{gd}$	Gate-drain charge	(see Figure 14: "Test circuit for gate charge behavior")	-	11.2	-	nC

### Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 40 \text{ V}, I_D = 40 \text{ A},$	-	49	-	ns
t <sub>r</sub>	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	95	-	ns
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 13: "Test circuit for resistive load	•	60	•	ns
t <sub>f</sub>	Fall time	switching times" and Figure 18: "Switching time waveform")	-	32	-	ns


Table 7: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage	V <sub>GS</sub> = 0, I <sub>SD</sub> = 80 A	-		1.2	V
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 80 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$	-	48.6		ns
$Q_{rr}$	Reverse recovery charge	$V_{DD} = 60 \text{ V (see Figure 15:}$	-	58.6		nC
I <sub>RRM</sub>	Reverse recovery current	"Test circuit for inductive load switching and diode recovery times")	-	2.4		Α

#### Notes:

 $<sup>^{(1)}</sup>$ Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%

## 2.2 Electrical characteristics (curves)






Figure 4: Output characteristics

(A)

250

V<sub>GS</sub>=10 V

150


V<sub>GS</sub>=8 V


100

V<sub>GS</sub>=6 V

0

2 4 6 8 V<sub>DS</sub> (V)








Figure 8: Capacitance variations

C SIPG231020151302CVR

(pF) CISS

104 CCISS

107 CCISS

108 CCISS

109 CCISS

1001 CCISS

1001 CCISS

1001 CCISS

1001 CCISS

1001 CCISS


Figure 9: Normalized gate threshold voltage vs temperature V<sub>GS(th)</sub> (norm.) GIPG281020150910VTH I<sub>D</sub> = 250 μA 1.1 1.0 0.9 0.8 0.7 0.6 -75 175 T<sub>j</sub> (°C) 25 75 125


Figure 10: Normalized on-resistance vs temperature

R<sub>DS(on)</sub> GIPG271020150947RON

2.2 V<sub>GS</sub> = 10 V

2.0 1.8 1.6 1.4 1.2 1.0 0.8 0.6 -75 -25 25 75 125 175 T<sub>j</sub> (°C)





Test circuits STP110N8F7

### 3 Test circuits

Figure 13: Test circuit for resistive load switching times







Figure 15: Test circuit for inductive load switching and diode recovery times







## 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.



## 4.1 TO-220 package mechanical data

Figure 19: TO-220 type A package outline




Table 8: TO-220 type A mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
Α	4.40		4.60
b	0.61		0.88
b1	1.14		1.70
С	0.48		0.70
D	15.25		15.75
D1		1.27	
E	10		10.40
е	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13		14
L1	3.50		3.93
L20		16.40	
L30		28.90	
øΡ	3.75		3.85
Q	2.65		2.95

Revision history STP110N8F7

# 5 Revision history

**Table 9: Document revision history** 

Date	Revision	Changes
10-Nov-2014	1	Initial release.
04-Nov-2015	2	Datasheet promoted from target to production data.  Modified: Table 2: "Absolute maximum ratings", Table 5: "Dynamic", Table 6: "Switching times" and Table 7: "Source drain diode"  Added: Section 4.1: "Electrical characteristics (curves)"  Minor text changes.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved



# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics: STP110N8F7