

AOTL66810

80V N-Channel AlphaSGT™

General Description

- AlphaSGTTM N-Channel Power MOSFET
 Excellent gate charge x R_{DS(ON)} product (FOM)
- PB-free lead plating, RoHS compliant

Product Summary

 V_{DS} 80V I_D (at V_{GS} =10V) 420A

< 1.25mΩ R_{DS(ON)} (at V_{GS}=10V) $R_{DS(ON)}$ (at $V_{GS}=8V$) < 1.45mΩ


Applications

- BLDC Motor Drive
- Battery Management
- Load Switch

100% UIS Tested 100% Rg Tested

Max Tj=175°C





Orderable Part Number Package Type		Form	Minimum Order Quantity
AOTL66810	TOLLA	Tape & Reel	2000

Parameter Drain-Source Voltage		Symbol	Maximum	Units	
		V_{DS}	80	V	
Gate-Source Voltage		V_{GS}	±20	V	
Continuous Drain T _C =25°C		1-	420		
Current	T _C =100°C	I _D	300	А	
Pulsed Drain Curren	t ^Ĉ (≲100µS)	I _{DM}	1700		
Continuous Drain	T _A =25°C		65	A	
Current	T _A =70°C	IDSM	55		
Avalanche Current ^C	•	I _{AS}	80	Α	
Avalanche energy	L=0.3mH	E _{AS}	960	mJ	
	T _C =25°C	В	425	W	
Power Dissipation ^B	T _C =100°C	P _D	210	VV	
	T _A =25°C	Ь	10	W	
Power Dissipation A	T _A =70°C	P _{DSM}	7	T vv	
Junction and Storage	Temperature Range	T _J , T _{STG}	-55 to 175	°C	

Thermal Characteristics						
Parameter		Symbol	Тур	Max	Units	
Maximum Junction-to-Ambient A	t ≤ 10s	Р	10	15	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	35	45	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.25	0.35	°C/W	



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
STATIC F	PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$		80			V
lana	Zoro Cato Voltago Drain Current	V_{DS} =80V, V_{GS} =0V				1	μΑ
I _{DSS}	Zero Gate Voltage Drain Current		T _J =55°C			5	
I _{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V				±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$		2.4	3	3.6	V
	Static Drain-Source On-Resistance	V_{GS} =10V, I_{D} =20A			1.0	1.25	mΩ
R _{DS(ON)}			T _J =125°C		1.5	1.90	11177
		V_{GS} =8V, I_D =20A			1.1	1.45	mΩ
g _{FS}	Forward Transconductance	V _{DS} =5V, I _D =20A			81		S
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V			0.7	1	V
Is	Maximum Body-Diode Continuous Curr	ent			200	Α	
DYNAMI	CPARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =40V, f=1MHz			13000		pF
Coss	Output Capacitance				3300		pF
C_{rss}	Reverse Transfer Capacitance			95		pF	
R_g	Gate resistance	f=1MHz		1	2	3	Ω
SWITCH	NG PARAMETERS						
Q _g (10V)	Total Gate Charge	V _{GS} =10V, V _{DS} =40V, I _D =20A			175	245	nC
Q_{gs}	Gate Source Charge				50		nC
Q_{gd}	Gate Drain Charge				35		nC
Q _{oss}	Output Charge	$V_{GS}=0V, V_{DS}=40V$			238		nC
$t_{D(on)}$	Turn-On DelayTime				35		ns
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =40V, R_L =2.0 Ω , R_{GEN} =3 Ω			25		ns
$t_{D(off)}$	Turn-Off DelayTime				113		ns
t _f	Turn-Off Fall Time				39		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs			52		ns
Q_{rr}	Body Diode Reverse Recovery Charge	I _F =20A, di/dt=500A/μs			340		nC

A. The value of R_{0JA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R _{0JA} t≤ 10s and the maximum allowed junction temperature of 175 ° C. The value in any given application

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms_and_conditions_of_sale

depends on the user's specific board design, and the maximum temperature of 175 $^{\circ}$ C may be used if the PCB allows it. B. The power dissipation P_D is based on T_{J(MAX)}=175 $^{\circ}$ C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(MAX)}$ =175 $^{\circ}$ C.

D. The R_{0JA} is the sum of the thermal impedance from junction to case R_{0JC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=175° C. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.


H. These tests are performed with the device mounted on 1 in FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ$ C.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




V_{DS} (Volts)
Figure 1: On-Region Characteristics (Note E)




V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)




 $\label{eq:local_potential} \mathbf{I_{D}}\left(\mathbf{A}\right)$ Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)




V_{GS} (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage
(Note E)



V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)





TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS







T_{CASE} (° C)
Figure 12: Power De-rating (Note F)








V_{DS} (Volts) Figure 14: Coss stored Energy





Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




Figure D: Diode Recovery Test Circuit & Waveforms

