




# N-channel 100 V, 3.9 m $\Omega$ typ., 180 A STripFET F3 Power MOSFET in H²PAK-2 package

## Features



H<sup>2</sup>PAK-2




- Ultra low on-resistence
- 100% avalanche tested

#### **Applications**

· Switching applications

#### **Description**

This device is an N-channel Power MOSFET developed using STripFET F3 technology. It is designed to minimize on-resistance and gate charge to provide superior switching performance.



NCHG1DTABS23





## Product status link STH180N10F3-2

Product summary				
Order code STH180N10F3-2				
Marking	180N10F3			
Package	H2PAK-2			
Packing	Tape and reel			



## 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	100	V
V <sub>GS</sub>	Gate-source voltage	± 20	V
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25 °C	180	А
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 100 °C	120	А
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	720	Α
P <sub>TOT</sub>	Total power dissipation at T <sub>C</sub> = 25 °C	315	W
1 101	Derating factor	2.1	W/°C
dv/dt	Peak diode recovery voltage slope	20	V/ns
E <sub>AS</sub> (3)	Single pulse avalanche energy	350	mJ
T <sub>J</sub>	Operating junction temperature -55 to 175		
T <sub>stg</sub>	Storage temperature	-55 to 175	°C

- 1. Current limited by package
- 2. Pulse width limited by safe operating area
- 3. Starting  $T_J$  = 25 °C,  $I_D$  = 80,  $V_{DD}$  = 50 V

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thJC</sub>	Thermal resistance, junction-to-case	0.48	°C/W
R <sub>thJB</sub> (1)	Thermal resistance, junction-to-board	35	°C/W

1. When mounted on FR-4 board of 1 inch², 2 oz Cu

DS7317 - Rev 3 page 2/13



#### **2** Electrical characteristics

 $T_{C}\text{=}\ 25\ ^{\circ}\text{C}$  unless otherwise specified.

Table 3. On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage (V <sub>GS</sub> = 0 V)	I <sub>D</sub> = 250 μA	100			V
l	I <sub>DSS</sub> Zero gate voltage drain current (V <sub>GS</sub> = 0 V)	V <sub>DS</sub> = 100 V			10	μΑ
DSS		V <sub>DS</sub> = 100 V; T <sub>C</sub> = 125 °C			100	μΑ
I <sub>GSS</sub>	Gate body leakage current (V <sub>DS</sub> = 0 V)	V <sub>GS</sub> = ±20 V			±200	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2		4	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 60 A		3.9	4.5	mΩ

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance	V = 25 V f = 1 MHz		6665		pF
C <sub>oss</sub>	Output capacitance	$V_{DS} = 25 \text{ V, f} = 1 \text{ MHz,}$ $V_{GS} = 0 \text{ V}$		786		pF
C <sub>rss</sub>	Reverse transfer capacitance	VGS - 0 V		49		pF
Qg	Total gate charge	V <sub>DD</sub> = 50 V, I <sub>D</sub> = 120 A	-	114.6	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V		38.8		nC
Q <sub>gd</sub>	Gate-drain charge	See Figure 13. Test circuit for gate charge behavior		31.9		nC

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 50 V, I <sub>D</sub> = 60 A,		25.6		ns
t <sub>r</sub>	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$		97.1		ns
t <sub>d(off)</sub>	Turn-off delay time	See Figure 12. Test circuit for resistive	-	99.9	-	ns
t <sub>f</sub>	Fall time	load switching times		6.9		ns

DS7317 - Rev 3 page 3/13



Table 6. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current				180	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)				720	Α
V <sub>SD</sub> (2)	Forward on voltage	I <sub>SD</sub> = 120 A, V <sub>GS</sub> = 0 V			1.5	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 120 A,	_	83.4		ns
Q <sub>rr</sub>	Reverse recovery charge	di/dt = 100 A/µs,		295.7		nC
I <sub>RRM</sub>	Reverse recovery current	V <sub>DD</sub> = 80 V, T <sub>J</sub> = 150 °C		7.1		Α


<sup>1.</sup> Pulse width limited by safe operating area


DS7317 - Rev 3 page 4/13


<sup>2.</sup> Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%





#### 2.1 Electrical characteristics (curves)














DS7317 - Rev 3 page 5/13



Figure 7. Gate charge vs gate-source voltage




Figure 8. Capacitance variations




Figure 9. Normalized gate threshold voltage vs temperature




Figure 10. Normalized on-resistance vs temperature





Figure 11. Source-drain diode forward characteristics



DS7317 - Rev 3 page 6/13




#### 3 Test circuits


Figure 12. Test circuit for resistive load switching times


AM01468v1

Figure 14. Test circuit for inductive load switching and diode recovery times

AM01470v1







DS7317 - Rev 3 page 7/13





### 4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.


#### 4.1 H<sup>2</sup>PAK-2 package information

Figure 18. H<sup>2</sup>PAK-2 package outline










DS7317 - Rev 3 page 8/13



Table 7. H<sup>2</sup>PAK-2 package mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
Α	4.30		4.70
A1	0.03		0.20
С	1.17		1.37
D	8.95		9.35
е	4.98		5.18
E	0.50		0.90
F	0.78		0.85
F2	1.14		1.70
Н	10.00		10.40
H1	7.40	-	7.80
J1	2.49		2.69
L	15.30		15.80
L1	1.27		1.40
L2	4.93		5.23
L3	6.85		7.25
L4	1.50		1.70
M	2.60		2.90
R	0.20		0.60
V	0°		8°

Figure 19. H<sup>2</sup>PAK-2 recommended footprint



8159712\_9


Note: Dimensions are in mm.


DS7317 - Rev 3 page 9/13



#### 4.2 Packing information


Figure 20. Tape outline





AM08852v2

Figure 21. Reel outline



DS7317 - Rev 3 page 10/13



Table 8. Tape and reel mechanical data

	Таре			Reel	
Dim	mm		Dim.	mr	n
Dim.	Min.	Max.	Dilli.	Min.	Max.
A0	10.5	10.7	Α		330
В0	15.7	15.9	В	1.5	
D	1.5	1.6	С	12.8	13.2
D1	1.59	1.61	D	20.2	
E	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	Т		30.4
P0	3.9	4.1			
P1	11.9	12.1	Base q	uantity	1000
P2	1.9	2.1	Bulk qu	uantity	1000
R	50				
Т	0.25	0.35			
W	23.7	24.3			

DS7317 - Rev 3 page 11/13



### **Revision history**

Table 9. Document revision history

Date	Revision	Changes	
18-Jul-2011	1	First version	
26-Nov-2014	2	<ul> <li>Modified fig 2.</li> <li>Updated package mechanical data.</li> <li>Updated the title, features and description.</li> </ul>	
02-Mar-2022	3	Updated Figure 1. Safe operating area. Minor text changes.	

DS7317 - Rev 3 page 12/13



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics - All rights reserved

DS7317 - Rev 3 page 13/13