## **STP100N8F6**



# N-channel 80 V, 0.008 Ω typ., 100 A, STripFET™ F6 Power MOSFET in a TO-220 package

Datasheet - production data





Figure 1: Internal schematic diagram



#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)max</sub> .	Ι <sub>D</sub>	Ртот
STP100N8F6	80 V	0.009 Ω	100 A	176 W

- Very low on-resistance
- Very low gate charge
- High avalanche ruggedness
- Low gate drive power loss

#### **Applications**

• Switching applications

### **Description**

This device is an N-channel Power MOSFET developed using the STripFET™ F6 technology with a new trench gate structure. The resulting Power MOSFET exhibits very low R<sub>DS(on)</sub> in all packages.

**Table 1: Device summary** 

Order code	Marking	Package	Packing
STP100N8F6	100N8F6	TO-220	Tube

Contents STP100N8F6

## Contents

1	Electric	eal ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	5
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	TO-220 type A package information	10
	4.2	TO-220 type H package information	12
5	Revisio	n history	14

STP100N8F6 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	80	V
$V_{GS}$	Gate-source voltage	±20	V
ID	Drain current (continuous) at T <sub>C</sub> = 25 °C	100	Α
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	70	Α
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	400	Α
Ртот	Total dissipation at T <sub>C</sub> = 25 °C	176	W
E <sub>AS</sub> <sup>(2)</sup>	Single pulse avalanche energy	170	mJ
TJ	Operating junction temperature range	FF to 17F	°C
T <sub>stg</sub>	Storage temperature range	-55 to 175	°C

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max.	0.85	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient max.	62.5	°C/W

 $<sup>\</sup>ensuremath{^{(1)}}\mbox{Pulse}$  width is limited by safe operating area.

 $<sup>^{(2)}</sup>Starting~T_j$  = 25 °C,  $I_d$  = 25 A,  $V_{dd}$  = 40 V.

Electrical characteristics STP100N8F6

## 2 Electrical characteristics

(T<sub>C</sub> = 25 °C unless otherwise specified)

Table 4: On /off-states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0$ , $I_D = 250 \mu A$	80			٧
. Zero-gate voltage	$V_{GS} = 0, V_{DS} = 80 \text{ V}$			1	μΑ	
IDSS	drain current	$V_{GS} = 0$ , $V_{DS} = 80 \text{ V}$ , $T_{C} = 125 \text{ °C}$			100	μA
Igss	Gate-body leakage current	$V_{DS} = 0$ , $V_{GS} = \pm 20 \text{ V}$			100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	2		4	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 50 A		0.008	0.009	Ω

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	5955	-	pF
Coss	Output capacitance	$V_{GS} = 0$ , $V_{DS} = 25 V$ ,	1	244	-	pF
Crss	Reverse transfer capacitance	f = 1 MHz	-	160	-	pF
Qg	Total gate charge	$V_{DD} = 40 \text{ V}, I_{D} = 100 \text{ A},$	1	100	-	nC
$Q_{gs}$	Gate-source charge	V <sub>GS</sub> = 10 V (see <i>Figure</i>	ı	30	-	nC
$Q_{gd}$	Gate-drain charge	14: "Test circuit for gate charge behavior")	-	25	-	nC

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 40 \text{ V}, I_{D} = 50 \text{ A},$	1	33	1	ns
t <sub>r</sub>	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$	-	46	-	ns
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 13: "Test circuit for resistive load	•	103	1	ns
t <sub>f</sub>	Fall time	switching times" and Figure 18: "Switching time waveform")	-	21	-	ns

Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage	V <sub>GS</sub> = 0, I <sub>SD</sub> = 100 A	-		1.2	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 100 A, di/dt = 100 A/μs	ı	38		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 64 V (see Figure 15: "Test circuit for	ı	63		nC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	-	3.3		Α

#### Notes:

 $<sup>^{(1)}</sup>$ Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%.

## 2.1 Electrical characteristics (curves)




Figure 3: Thermal impedance K 0.2 0.05 0.005 0.002 0.002 0.001 0.001 0.002 0.001 0.002 0.001 0.002 0.001 0.002 0.001 0.002 0




Figure 6: Normalized gate threshold voltage vs. temperature

VGS(th)
(norm)

1

0.8

0.4

-75

-25


25

75

125

175

Tj(°C)





STP100N8F6 **Electrical characteristics** 


 $R_{DS(on)} \ (m\Omega)$ Vgs= 10 V 8.6

Figure 9: Normalized on-resistance vs. temperature RDS(on) (norm) 2.5 Vgs= 10V 2 1.5 0.5 25 75 125 175 Tj(°C)

Figure 8: Static drain-source on-resistance 8.4 8.2 8 7.8 7.6L







Test circuits STP100N8F6

## 3 Test circuits

Figure 13: Test circuit for resistive load switching times

Figure 14: Test circuit for gate charge behavior

12 V 47 kΩ 100 Ω D.U.T.


V<sub>GS</sub> 2200 V<sub>G</sub> 47 kΩ 0 V<sub>G</sub>


AM01469v1


Figure 15: Test circuit for inductive load switching and diode recovery times

AM01

Figure 15: Test circuit for inductive load switching and diode recovery times







577

STP100N8F6 Package information

## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

## 4.1 TO-220 type A package information

Figure 19: TO-220 type A package outline




Table 8: TO-220 type A mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
Α	4.40		4.60
b	0.61		0.88
b1	1.14		1.70
С	0.48		0.70
D	15.25		15.75
D1		1.27	
E	10		10.40
е	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13		14
L1	3.50		3.93
L20		16.40	
L30		28.90	
øΡ	3.75		3.85
Q	2.65		2.95

# 4.2 TO-220 type H package information

Figure 20: TO-220 type H package outline




Table 9: TO-220 type H package mechanical data

B		mm	
Dim.	Min.	Тур.	Max.
A	4.40	4.45	4.50
A1	1.22		1.32
A2	2.49	2.59	2.69
A3	1.17	1.27	1.37
b	0.78		0.87
b2	1.25		1.34
b4	1.20		1.29
b6			1.50
b7			1.45
С	0.49		0.56
D	15.40	15.50	15.60
D1	9.05	9.15	9.25
Е	10.08	10.18	10.28
е	2.44	2.54	2.64
e1	4.98	5.08	5.18
H1	6.25	6.35	6.45
L	13.20	13.40	13.60
L1	3.50	3.70	3.90
L2	16.30	16.40	16.50
L3	28.70	28.90	29.10
ØР	3.75	3.80	3.85
Q	2.70	2.80	2.90

Revision history STP100N8F6

# 5 Revision history

Table 10: Document revision history

Date	Revision	Changes
02-Sep-2014	1	Initial release.
02-Dec-2014	2	Document status promoted from preliminary to production data.  Added the section of electrical characteristics (curves).  Minor text changes.
08-Feb-2016	3	Added Section 4.2: "TO-220 type H package information".

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

