


N-channel 100 V, 5 m Ω typ., 107 A, STripFET F7 Power MOSFET in a PowerFLAT 5x6 package



PowerFLAT 5x6



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D	P _{TOT}
STL110N10F7	100 V	6 mΩ	107 A	136 W

- Among the lowest R_{DS(on)} on the market
- Excellent FoM (figure of merit)
- Low C_{rss}/C_{iss} ratio for EMI immunity
- · High avalanche ruggedness

Applications

· Switching applications

Description

This N-channel Power MOSFET utilizes STripFET F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.



Product status link STL110N10F7

Product summary				
Order code	STL110N10F7			
Marking	110N10F7			
Package	PowerFLAT 5x6			
Packing	Tape and reel			



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	V _{DS} Drain-source voltage		V
V _{GS}	Gate-source voltage	±20	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	107	Α
ID(*)	Drain current (continuous) at T _C = 100 °C	75	А
I _{DM} ⁽¹⁾⁽²⁾	Drain current (pulsed)	428	Α
1 (3)	Drain current (continuous) at T _C = 25 °C	21	Α
I _D (3)	Drain current (continuous) at T _C =100 °C	14	Α
I _{DM} ⁽²⁾⁽³⁾	Drain current (pulsed)	84	А
P _{TOT} ⁽¹⁾	Total power dissipation at T _C = 25 °C	136	W
P _{TOT} ⁽³⁾	Total power dissipation at T _{pcb} = 25 °C	4.8	W
E _{AS} ⁽⁴⁾	Single pulse avalanche energy	490	mJ
T _J	Operating junction temperature range	-55 to 175	°C
T _{stg}	Storage temperature range		

- 1. This value is rated according to $R_{thj-c.}$
- 2. Pulse width limited by safe operating area.
- 3. This value is rated according to $R_{thj-pcb.}$
- 4. Starting T_J = 25 °C, I_D = 18 A, V_{DD} = 50 V.

Table 2. Thermal resistance

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	1.1	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	31.3	°C/W

1. When mounted on an FR-4 board of 1 inch², 20z Cu, t < 10 s.

DS9392 - Rev 6 page 2/14



2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 3. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 250 μA	100			V
1	Zono moto vielto no duois oviment	V _{GS} = 0 V, V _{DS} = 100 V			1	μА
I _{DSS}	Zero gate voltage drain current	voltage drain current $V_{GS} = 0 \text{ V}, V_{DS} = 100 \text{ V}, T_C = 125 ^{\circ}\text{C}^{(1)}$			10	
I _{GSS}	Gate body leakage current	V _{DS} = 0, V _{GS} = 20 V			100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_{D} = 250 \mu A$	2.5		4.5	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 10 A		5	6	mΩ

^{1.} Defined by design, not subject to production test.

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance	<u>'</u>	-	5117	-	
C _{oss}	Output capacitance		-	992	-	pF
C _{rss}	Reverse transfer capacitance		-	39	-	
Qg	Total gate charge	V _{DD} = 50 V, I _D = 21 A, V _{GS} = 0 to 10 V	-	72	-	
Q _{gs}	Gate-source charge (see Figure 13. Test circuit for gate		-	30	-	nC
Q_{gd}	Gate-drain charge	charge behavior)	-	17	-	

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 50 V, I _D = 10 A,	-	25	-	ns
t _r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 12. Test circuit for resistive load switching times and	-	36	-	ns
t _{d(off)}	Turn-off delay time		-	52	-	ns
t _f		Figure 17. Switching time waveform)	-	21	-	ns

Table 6. Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage	I _{SD} = 21 A, V _{GS} = 0 V	-		1.2	V
t _{rr}	Reverse recovery time	I_{SD} = 21 A, di/dt = 100 A/ μ s,	-	77		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 80 V, T _J = 150 °C	-	150		nC
I _{RRM}	Reverse recovery current	(see Figure 14. Test circuit for inductive load switching and diode recovery times)	-	4.3		Α


^{1.} Pulsed: pulse duration = 300 μ s, duty cycle 1.5%.


DS9392 - Rev 6 page 3/14





2.1 Electrical characteristics (curves)

















DS9392 - Rev 6 page 4/14





V_{GS(th)} (norm) 1.2 I_D=250μA AM16089v1 (1.2 1.1 1 1 0.9 0.8 0.8 0.7 0.6 0.5 0.4 -75 -50 -25 0 25 50 75 100 125 150 T_D(°C)





DS9392 - Rev 6 page 5/14





3 Test circuits

Figure 12. Test circuit for resistive load switching times




Figure 13. Test circuit for gate charge behavior




Figure 14. Test circuit for inductive load switching and diode recovery times




Figure 15. Unclamped inductive load test circuit




Figure 16. Unclamped inductive waveform





Figure 17. Switching time waveform



DS9392 - Rev 6 page 6/14



Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

PowerFLAT 5x6 type C package information 4.1

Figure 18. PowerFLAT 5x6 type C package outline D3 5 D2 E2 E3 Bottom view D5(x4) b(x8) e(x6) D4 Side view A1

Top view

8231817_typeC_Rev20

DS9392 - Rev 6 page 7/14



Table 7. PowerFLAT 5x6 type C package mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
А	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.20
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.20
D5	0.25	0.40	0.55
D6	0.15	0.30	0.45
е		1.27	
E	5.95	6.15	6.35
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.75	0.90	1.05
K	1.05		1.35
L	0.725		1.025
L1	0.05	0.15	0.25
θ	0°		12°

DS9392 - Rev 6 page 8/14



0.65 (x4) -1.27 -3.81

Figure 19. PowerFLAT 5x6 recommended footprint (dimensions are in mm)


8231817_FOOTPRINT_simp_Rev_20

DS9392 - Rev 6 page 9/14



4.2 PowerFLAT 5x6 packing information

Figure 20. PowerFLAT 5x6 tape (dimensions are in mm)




- Ao 6.30 +/- 0.1
 Bo 5.30 +/- 0.1
 Ko 1.20 +/- 0.1
 F 5.50 +/- 0.1
 P1 8.00 +/- 0.1
 W 12.00 +/- 0.3
- (I) Measured from centreline of sprocket hole to centreline of pocket.
- (II) Cumulative tolerance of 10 sprocket holes is ±0.20.
- (III) Measured from centreline of sprocket hole to centreline of pocket

Base and bulk quantity 3000 pcs All dimensions are in millimeters

8234350_Tape_rev_C

Figure 21. PowerFLAT 5x6 package orientation in carrier tape



DS9392 - Rev 6 page 10/14



PART NO.

R25.00

R25.

Figure 22. PowerFLAT 5x6 reel

8234350_Reel_rev_C

DS9392 - Rev 6 page 11/14



Revision history

Table 8. Document revision history

Date	Revision	Changes
03-Dec-2012	1	First release.
		Modified: P _{TOT} value and <i>Figure 1</i> in cover page
		Modified: I _D , I _{DM} and P _{TOT} values in <i>Table 2</i>
		Added: E _{AS} value in <i>Table 2</i>
12-Dec-2013	2	Modified: all values in Table 3
12-000-2013	2	Modified: I_{DSS} , I_{GSS} and I_{D} for $R_{DS(on)}$
		Updated: the entire typical values in Table 5, 6 and 7
		Updated: Figure 13, 14, 15 and 16
		Minor text changes
	3	Updated title and features on cover page.
25-Mar-2014		Added P_{TOT} value at T_C = 25 °C in <i>Table 2: Absolute maximum ratings</i> .
		Updated Section 4: Package mechanical data.
		Modified: title, features and description
20-Aug-2014	4	Modified: Figure 2 and 3
20-Aug-2014		Updated: Section 4: Package mechanical data.
		Minor text changes
		Removed maturity status indication.
		Updated title and description on cover page.
17-Sep-2018	5	Updated Table 1. Absolute maximum ratings and Table 6. Source-drain diode.
		Updated Section 4.1 PowerFLAT™ 5x6 type C package information.
		Minor text changes
03-Mar-2020	6	Updated Figure 5. Gate charge vs gate-source voltage.
	_	Minor text changes.

DS9392 - Rev 6 page 12/14





Contents

1	Elec	trical ratings	2
2		trical characteristics	
		Electrical characteristics (curves)	
3	Test	circuits	6
4	Pacl	kage information	7
	4.1	PowerFLAT 5x6 type C package information	7
	4.2	PowerFLAT 5x6 packing information	10
Rev	ision	history	12



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics - All rights reserved

DS9392 - Rev 6 page 14/14