




Automotive N-channel 100 V, 3.6 mΩ typ., 110 A, STripFET F7 Power MOSFET in a TO-220 package

Features







Order code	V _{DS}	R _{DS(on)} max.	I _D
STP150N10F7AG	100 V	4.2 mΩ	110 A
		_	

- Designed for automotive application
- Standard level V_{GS(TH)}
- 175°C junction temperature
- 100% avalanche rated

Applications

Switching applications

Description

This N-channel Power MOSFET utilizes STripFET F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.



Product status link STP150N10F7AG

Product summary				
Order code STP150N10F7AG				
Marking 150N10F7AG				
Package	TO-220			
Packing	Tube			



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	100	V
V _{GS}	Gate-source voltage	±20	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	110	Α
ID	Drain current (continuous) at T _C = 100 °C	110	A
I _{DM} ⁽²⁾	Drain current (pulsed)	440	А
P _{TOT}	Total power dissipation at T _C = 25 °C	250	W
I _{AV}	Single pulse avalanche current (pulse width limited by maximum junction temperature)	30	А
E _{AS}	Single pulse avalanche energy $(T_J = 25 ^{\circ}C, I_D = I_{AV}, V_{DD} = 25 ^{\circ}C)$	650	mJ
TJ	Operating junction temperature range	-55 to 175	°C
T _{stg}	T _{stg} Storage temperature range		

^{1.} Current limited by package.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R_{thJC}	Thermal resistance, junction-to-case	0.6	°C/W
R _{thJB} ⁽¹⁾	Thermal resistance, junction-to-board	62.5	°C/W

1. When mounted on 1 inch² FR-4, 2 Oz copper board.

DS13798 - Rev 2 page 2/13

^{2.} Pulse width limited by safe operating area.



2 Electrical characteristics

(T_{CASE} = 25 °C unless otherwise specified)

Table 3. On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 250 μA	100			V
I _{DSS}	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = max ratings			1	μA
I _{GSS}	Gate body leakage current	V _{DS} = 0 V, V _{GS} = ±20 V			100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2.5	3.5	4.5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 55 A		3.6	4.2	mΩ

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance	V _{DS} = 50 V, f = 1 MHz, V _{GS} = 0 V		9000		pF
C _{oss}	Output capacitance		-	2000	-	pF
C _{rss}	Reverse transfer capacitance			80		pF
Qg	Total gate charge	V _{DD} = 50 V, I _D = 110 A, V _{GS} = 10 V (see Figure 13. Test circuit for gate charge behavior)	-	127	-	nC
Q _{gs}	Gate-source charge		-	56	-	nC
Q_{gd}	Gate-drain charge		-	32	-	nC

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 50 V, I _D = 55 A,	-	37	-	ns
t _r	Rise time	R_G = 4.7 m Ω , V_{GS} = 10 V (see Figure 12. Test circuit for resistive load switching times and Figure 16. Unclamped inductive waveform)	-	54	-	ns
t _{d(off)}	Turn-off delay time		-	68	-	ns
t _f	Fall time		-	33	-	ns

DS13798 - Rev 2 page 3/13

Table 6. Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} (1)	Forward on voltage	I _{SD} = 110 A, V _{GS} = 0	-		1.2	V
t _{rr}	Reverse recovery time	I_{SD} = 110 A, di/dt = 100 A/ μ s, V_{DD} = 80 V, T_j = 25°C (see Figure 14. Test circuit for inductive load switching and diode recovery times)	-	60	-	ns
Q _{rr}	Reverse recovery charge		-	83	-	nC
I _{RRM}	Reverse recovery current		-	2.75	-	А


^{1.} Pulsed: pulse duration = 300 μs, duty cycle 1.5%.


DS13798 - Rev 2 page 4/13




2.1 Electrical characteristics (curves)









DS13798 - Rev 2 page 5/13



Figure 5. Typical gate charge characteristics




Figure 6. Typical drain-source on-resistance




Figure 7. Typical capacitance characteristics




Figure 8. Normalized gate threshold voltage vs temperature




Figure 9. Normalized on-resistance vs temperature






Figure 10. Normalized $V_{(BR)DSS}$ vs temperature



DS13798 - Rev 2 page 6/13






DS13798 - Rev 2 page 7/13





3 Test circuits

Figure 12. Test circuit for resistive load switching times

AM01468v1







DS13798 - Rev 2 page 8/13





4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 TO-220 type A package information

Figure 18. TO-220 type A package outline





DS13798 - Rev 2 page 9/13



Table 7. TO-220 type A package mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
Α	4.40		4.60
b	0.61		0.88
b1	1.14		1.55
С	0.48		0.70
D	15.25		15.75
D1		1.27	
E	10.00		10.40
е	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13.00		14.00
L1	3.50		3.93
L20		16.40	
L30		28.90	
øР	3.75		3.85
Q	2.65		2.95
Slug flatness		0.03	0.10

DS13798 - Rev 2 page 10/13



Revision history

Table 8. Document revision history

Date	Version	Changes
27-Jul-2021	1	First release
16-Mar-2023	2	Updated title in cover page

DS13798 - Rev 2 page 11/13





Contents

1	Electrical ratings				
2 Electrical characteristics					
		Electrical characteristics (curves)			
3	Test	circuits	8		
4	Pac	kage information	9		
	4.1	TO-220 type A package information	9		
Rev	ision	history	11		



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics - All rights reserved

DS13798 - Rev 2 page 13/13