
International Rectifier

IRLS4030-7PPbF

HEXFET® Power MOSFET

Applications


- DC Motor Drive
- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits



V _{DSS}		100V
R _{DS(on)}	typ.	3.2m $Ω$
	max.	3.9m $Ω$
I _D		190A

Benefits

- Optimized for Logic Level Drive
- Very Low R_{DS(ON)} at 4.5V V_{GS}
- Superior R*Q at 4.5V V_{GS}
- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dl/dt Capability
- Lead-Free



G	D	S		
Gate	Drain	Source		

Absolute Maximum Ratings

Symbol	Parameter	Max.	Units
$I_D @ T_C = 25^{\circ}C$	Continuous Drain Current, V _{GS} @ 10V	190	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	130	А
I _{DM}	Pulsed Drain Current ①	750	
$P_D @ T_C = 25^{\circ}C$	Maximum Power Dissipation	370	W
	Linear Derating Factor	2.5	W/°C
V_{GS}	Gate-to-Source Voltage	± 16	V
dv/dt	Peak Diode Recovery ③	13	V/ns
T_J	Operating Junction and	-55 to + 175	°C
T _{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300	
	(1.6mm from case)		
	Mounting torque, 6-32 or M3 screw	10lb·in (1.1N·m)	

Avalanche Characteristics

E _{AS (Thermally limited)}	Single Pulse Avalanche Energy ©	320	mJ
I _{AR}	Avalanche Current ①	See Fig. 14, 15, 22a, 22b	Α
E _{AR}	Repetitive Avalanche Energy ④		mJ

Thermal Resistance

Thermal resistance								
Symbol	Parameter	Тур.	Max.	Units				
$R_{\theta JC}$	Junction-to-Case ® 9		0.40	°C/W				
$R_{\theta JA}$	Junction-to-Ambient (PCB Mount) ®		40					

Static @ $T_J = 25$ °C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	100			V	$V_{GS} = 0V$, $I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		0.10		V/°C	Reference to 25°C, I _D = 5mA①
R _{DS(on)}	Static Drain-to-Source On-Resistance		3.2	3.9	mΩ	V _{GS} = 10V, I _D = 110A ④
			3.3	4.1		V _{GS} = 4.5V, I _D = 94A ⊕
$V_{GS(th)}$	Gate Threshold Voltage	1.0		2.5	V	$V_{DS} = V_{GS}$, $I_D = 250\mu A$
I _{DSS}	Drain-to-Source Leakage Current			20	μΑ	$V_{DS} = 100V, V_{GS} = 0V$
				250		$V_{DS} = 100V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I_{GSS}	Gate-to-Source Forward Leakage			100	nA	V _{GS} = 16V
	Gate-to-Source Reverse Leakage			-100		V _{GS} = -16V
R _{G(int)}	Internal Gate Resistance		2.0		Ω	

Dynamic @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	250			S	$V_{DS} = 25V, I_D = 110A$
Q_g	Total Gate Charge		93	140	nC	I _D = 110A
Q_{gs}	Gate-to-Source Charge		27			$V_{DS} = 50V$
Q_gd	Gate-to-Drain ("Miller") Charge		43			V _{GS} = 4.5V ④
Q _{sync}	Total Gate Charge Sync. (Q _g - Q _{gd})		50			$I_D = 110A, V_{DS} = 0V, V_{GS} = 4.5V$
t _{d(on)}	Turn-On Delay Time		53		ns	$V_{DD} = 65V$
t _r	Rise Time		160			I _D = 110A
t _{d(off)}	Turn-Off Delay Time		110			$R_G = 2.7\Omega$
t _f	Fall Time	_	87			V _{GS} = 4.5V ④
C _{iss}	Input Capacitance		11490			$V_{GS} = 0V$
C _{oss}	Output Capacitance		680			$V_{DS} = 50V$
C_{rss}	Reverse Transfer Capacitance		300		pF	f = 1.0MHz
C _{oss} eff. (ER)	Effective Output Capacitance (Energy Related)@		760			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 80V $
C _{oss} eff. (TR)	Effective Output Capacitance (Time Related) ^⑤		1170			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 80V $

Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
I _S	Continuous Source Current			190	Α	MOSFET symbol
	(Body Diode)					showing the
I _{SM}	Pulsed Source Current			750		integral reverse
	(Body Diode) ①					p-n junction diode.
V_{SD}	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C, I_S = 110A, V_{GS} = 0V $ ④
t _{rr}	Reverse Recovery Time		53			$T_J = 25^{\circ}C$ $V_R = 85V$,
			63			$T_J = 125^{\circ}C$ $I_F = 110A$
Q_{rr}	Reverse Recovery Charge		99			$T_J = 25^{\circ}C$ di/dt = 100A/ μ s ④
			155			$T_J = 125^{\circ}C$
I _{RRM}	Reverse Recovery Current		3.3		Α	$T_J = 25^{\circ}C$
t _{on}	Forward Turn-On Time	Intrins	ic turn-	on time	is negl	igible (turn-on is dominated by LS+LD)

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Limited by T_{Jmax} , starting T_J = 25°C, L = 0.05mH R_G = 25 Ω , I_{AS} = 110A, V_{GS} =10V. Part not recommended for use above this value .
- $\label{eq:local_special} \ensuremath{\Im} \ I_{SD} \leq 110A, \ di/dt \leq 1520A/\mu s, \ V_{DD} \leq V_{(BR)DSS}, \ T_J \leq 175^{\circ}C.$
- 4 Pulse width \leq 400 μ s; duty cycle \leq 2%.

- $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \$ $\$ $\ \$ $\ \$ $\$ $\ \$ $\$ $\ \$ $\$ $\$ $\$ $\ \$ $\$
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.

2 www.irf.com




Fig 1. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage www.irf.com




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage





Fig 9. Maximum Drain Current vs. Case Temperature



 $V_{DS,}$ Drain-to-Source Voltage (V) Fig 11. Typical C_{OSS} Stored Energy




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage




Fig 12. Maximum Avalanche Energy vs. DrainCurrent www.irf.com




Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 14. Typical Avalanche Current vs. Pulsewidth




Fig 15. Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves , Figures 14, 15: (For further info, see AN-1005 at www.irf.com)

- 1. Avalanche failures assumption:
- Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax} . This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long asT_{imax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
- 4. $P_{D (ave)}$ = Average power dissipation per single avalanche pulse.
- BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 14, 15).
- t_{av} = Average time in avalanche.
- D = Duty cycle in avalanche = $t_{av} \cdot f$
- $Z_{th,JC}(D, t_{av})$ = Transient thermal resistance, see Figures 13)

$$\begin{split} P_{D\;(ave)} &= 1/2\;(\;1.3 \cdot BV \cdot I_{av}) = \Delta T/\;Z_{thJC} \\ I_{av} &= 2\Delta T/\;[1.3 \cdot BV \cdot Z_{th}] \\ E_{AS\;(AR)} &= P_{D\;(ave)} \cdot t_{av} \end{split}$$




Fig 16. Threshold Voltage vs. Temperature




Fig. 18 - Typical Recovery Current vs. dif/dt




Fig. 17 - Typical Recovery Current vs. dif/dt




Fig. 19 - Typical Stored Charge vs. di_f/dt




Fig. 20 - Typical Stored Charge vs. dif/dt




Fig 21. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 22a. Unclamped Inductive Test Circuit




Fig 23a. Switching Time Test Circuit




Fig 24a. Gate Charge Test Circuit www.irf.com




Fig 22b. Unclamped Inductive Waveforms




Fig 23b. Switching Time Waveforms






Fig 24b. Gate Charge Waveform

D²Pak - 7 Pin Package Outline

Dimensions are shown in millimeters (inches)



RECOMMENDED FOOTPRINT




REV	DATE	MODIFICATION
-	18/03/03	RAISED IAW ECN 3426
Rev1	07/04/03	CHANGED IAW ECN 3438
А	23/04/04	ADD LEAD ASSIGNMENT

8 www.irf.com


D²Pak - 7 Pin Part Marking Information

EXAMPLE: THIS IS AN IRF2804S-7P WITH LOT CODE 8024 ASSEMBLED ON WW02.2000 IN THE ASSEMBLY LINE "L'

Note: "P" in assembly line position indicates "Lead Free"



OR





D²Pak - 7 Pin Tape and Reel

NOTES, TAPE & REEL, LABELLING:

- 1. TAPE AND REEL.
 - 1.1 REEL SIZE 13 INCH DIAMETER.
 - 1.2 EACH REEL CONTAINING 800 DEVICES.
 - THERE SHALL BE A MINIMUM OF 42 SEALED POCKETS CONTAINED IN THE LEADER AND A MINIMUM OF 15 SEALED POCKETS IN THE TRAILER.
 - 1.4 PEEL STRENGTH MUST CONFORM TO THE SPEC. NO. 71-9667.
 - 1.5 PART ORIENTATION SHALL BE AS SHOWN BELOW.
 - 1.6 REEL MAY CONTAIN A MAXIMUM OF TWO UNIQUE LOT CODE/DATE CODE COMBINATIONS. REWORKED REELS MAY CONTAIN A MAXIMUM OF THREE UNIQUE LOT CODE/DATE CODE COMBINATIONS. HOWEVER, THE LOT CODES AND DATE CODES WITH THEIR RESPECTIVE QUANTITIES SHALL APPEAR ON THE BAR CODE LABEL FOR THE AFFECTED REEL.
- 2. LABELLING (REEL AND SHIPPING BAG). 2.1 CUST. PART NUMBER (BAR CODE): IRFXXXXSTRL-7P

 - 2.2 CUST. PART NUMBER (TEXT CODE): IRFXXXXSTRL-7P 2.3 I.R. PART NUMBER: IRFXXXXSTRL-7P
 - 2.4 QUANTITY:
 - 2.5 VENDOR CODE: IR
 - 2.6 LOT CODE:
 - 2.7 DATE CODE:





Note: For the most current drawing please refer to IR website at: http://www.irf.com/package/

Data and specifications subject to change without notice. This product has been designed and qualified for the Industrial market. Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.