

AOTL66810Q

80V N-Channel AlphaSGT2 [™]
AEC-Q101 Qualified

General Description

- AlphaSGT $^{\text{TM}}$ N-Channel Power MOSFET
- Excellent gate charge x R_{DS(ON)} product (FOM)
- PB-free lead plating, RoHS compliant

Product Summary

 $\begin{array}{lll} V_{DS} & 80V \\ I_{D} \; (at \; V_{GS} \! = \! 10V) & 445A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10V) & < 1.25 m\Omega \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 8V) & < 1.45 m\Omega \end{array}$

Applications


- BLDC Motor Drive
- Battery Management
- Load Switch

100% UIS Tested 100% Rg Tested

Max Tj=175°C







Orderable Part Number	Package Type	Form	Minimum Order Quantity
AOTL66810Q	TOLLA	Tape & Reel	2000

Absolute Maximum Ratings T_A=25°C unless otherwise noted Symbol Maximum Units **Parameter** Drain-Source Voltage V_{DS} 80 V Gate-Source Voltage V_{GS} ±20 ٧ T_C=25°C 445 Continuous Drain I_D T_C=100°C 315 Current Α Pulsed Drain Current ^C (≤100µS) 1780 I_{DM} T_A=25°C 63 Continuous Drain Α I_{DSM} T_A=70°C Current 52 Avalanche Current C 80 Α L=0.3mH 960 Avalanche energy EAS mJ T_C=25°C 500 P_D W T_C=100°C Power Dissipation B 250 T_A=25°C 10 W P_{DSM} Power Dissipation ^A T_A=70°C 7 T_J , T_{STG} °C Junction and Storage Temperature Range -55 to 175

Thermal Characteristics								
Parameter		Symbol	Тур	Max	Units			
Maximum Junction-to-Ambient A	t ≤ 10s	D	10	15	°C/W			
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	35	45	°C/W			
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.2	0.3	°C/W			



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units			
STATIC PARAMETERS										
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu A, V_{GS}=0V$		80			V			
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =80V, V _{GS} =0V				1	μΑ			
	Zero Gate Voltage Drain Gurrent		T _J =55°C			5	μΛ			
I_{GSS}	Gate-Body leakage current	$V_{DS}=0V$, $V_{GS}=\pm20V$				±100	nA			
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$		2.4	3	3.6	V			
		V _{GS} =10V, I _D =100A			1	1.25	mΩ			
$R_{DS(ON)}$	Static Drain-Source On-Resistance		T _J =125°C		1.5	1.9	11122			
		V_{GS} =8V, I_D =75A			1.1	1.45	mΩ			
g _{FS}	Forward Transconductance	V_{DS} =5V, I_{D} =20A			100		S			
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V			0.7	1	V			
Is	Maximum Body-Diode Continuous Current					200	Α			
DYNAMIC	PARAMETERS									
C _{iss}	Input Capacitance				13000		pF			
Coss	Output Capacitance	V _{GS} =0V, V _{DS} =40V, f=1MHz			3300		pF			
C _{rss}	Reverse Transfer Capacitance				60		pF			
R_g	Gate resistance	f=1MHz		1	2	3	Ω			
SWITCHI	NG PARAMETERS									
Q _g (10V)	Total Gate Charge	V _{GS} =10V, V _{DS} =40V, I _D =20A			175	245	nC			
Q_{gs}	Gate Source Charge				50		nC			
Q_{gd}	Gate Drain Charge				35		nC			
Q _{oss}	Output Charge	V_{GS} =0V, V_{DS} =40V			238		nC			
t _{D(on)}	Turn-On DelayTime				35		ns			
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =40V, R_L =2.0 Ω , R_{GEN} =3 Ω			25		ns			
$t_{D(off)}$	Turn-Off DelayTime				113		ns			
t _f	Turn-Off Fall Time		「		39		ns			
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs			52		ns			
Q_{rr}	Body Diode Reverse Recovery Charge	e I _F =20A, di/dt=500A/μs			340		nC			

A. The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R_{⊕JA} t≤ 10s and the maximum allowed junction temperature of 175 °C. The value in any given application Power dissipation P_{DSM} is based on R $_{0.A}$ \to 10s and the maximum allowed junction temperature of 175° C. The value in any given applicate depends on the user's specific board design, and the maximum temperature of 175° C may be used if the PCB allows it.

B. The power dissipation P_D is based on $T_{J(MAX)}=175$ ° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(MAX)}=175$ ° C.

D. The $R_{0.JA}$ is the sum of the thermal impedance from junction to case $R_{0.JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.


- F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=175° C. The SOA curve provides a single pulse rating.
- G. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.


AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at:

Rev.1.0: September 2023 www.aosmd.com Page 2 of 7







 ${
m V_{DS}}$ (Volts) Figure 1: On-Region Characteristics (Note E)




 V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)




I_D (A) Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction
Temperature (Note E)




V_{GS} (Volts) Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)






 $\rm Q_{\rm g}$ (nC) Figure 7: Gate-Charge Characteristics



 V_{DS} (Volts) Figure 8: Capacitance Characteristics



Safe Operating Area (Note F)






Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)






T_{CASE} (° C)
Figure 12: Power De-rating (Note F)



 T_{CASE} (° C) Figure 13: Current De-rating (Note F)








Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note G)




Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note G)







Temperature (°C) Figure 17: $V_{GS(th)}$ vs. Junction Temperature




Temperature (°C)
Figure18: Drain-Source breakdown voltage vs.
Junction Temperature



Temperature (°C)
Figure 19: EAS vs. Junction Temperature



V_{GS} (Volts) Figure 20: Transfer Characteristics (Note E)



Time in avalanche, $t_{\rm A}$ (ms) Figure 21: Single Pulse Avalanche capability

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms






Figure D: Diode Recovery Test Circuit & Waveforms





Rev.1.0: September 2023 **www.aosmd.com** Page 7 of 7