

## **MOSFET**

## OptiMOS<sup>™</sup> 5 Power-Transistor, 80 V


#### **Features**


- Ideal for high frequency switching and sync. rec.
  Excellent gate charge x R<sub>DS(on)</sub> product (FOM)
  Very low on-resistance R<sub>DS(on)</sub>
  N-channel, normal level
  100% avalation Bello appallent

- Pb-free plating; RoHS compliant
  Qualified according to JEDEC<sup>1)</sup> for target applications
  Halogen-free according to IEC61249-2-21



Parameter	Value	Unit	
<b>V</b> <sub>DS</sub>	80	V	
R <sub>DS(on),max</sub>	2.0	mΩ	
I <sub>D</sub>	173	A	
Q <sub>oss</sub>	156	nC	
Q <sub>G</sub> (0V10V)	133	nC	











Type / Ordering Code	Package	Marking	Related Links
IPB020N08N5	PG-TO263-3	020N08N5	-

## OptiMOS<sup>™</sup> 5 Power-Transistor, 80 V IPB020N08N5



## **Table of Contents**

escription	1
1aximum ratings	3
hermal characteristics	3
lectrical characteristics	4
lectrical characteristics diagrams	6
ackage Outlines	0
evision History	1
rademarks 1	1
nisclaimer	1

## OptiMOS<sup>™</sup> 5 Power-Transistor, 80 V . IPB020N08N5



# 1 Maximum ratings at $T_A$ =25 °C, unless otherwise specified

Table 2 **Maximum ratings** 

Davometer	Symbol	Values			11	Note / Took Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Continuous drain current	I <sub>D</sub>	-	-	173 133	А	T <sub>C</sub> =25 °C T <sub>C</sub> =100 °C	
Pulsed drain current <sup>1)</sup>	I <sub>D,pulse</sub>	-	-	692	Α	<i>T</i> <sub>C</sub> =25 °C	
Avalanche energy, single pulse <sup>2)</sup>	<b>E</b> <sub>AS</sub>	-	-	674	mJ	$I_{\rm D}$ =100 A, $R_{\rm GS}$ =25 $\Omega$	
Gate source voltage	V <sub>GS</sub>	-20	-	20	V	-	
Power dissipation	P <sub>tot</sub>	-	-	300	W	<i>T</i> <sub>C</sub> =25 °C	
Operating and storage temperature	T <sub>j</sub> , T <sub>stg</sub>	-55	-	175	°C	-	

#### 2 Thermal characteristics

Table 3 Thermal characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition	
	Symbol	Min.	Тур.	Max.	Ullit	Note / Test Condition	
Thermal resistance, junction - case	R <sub>thJC</sub>	-	0.4	0.5	K/W	-	
Thermal resistance, junction - ambient, minimal footprint	$R_{thJA}$	-	-	62	K/W	-	
Thermal resistance, junction - ambient, 6 cm² cooling area³)	R <sub>thJA</sub>	-	-	40	K/W	-	
Soldering temperature, wave and reflow soldering are allowed	T <sub>sold</sub>	-	-	260	°C	reflow MSL1	

See Diagram 3 for more detailed information
 See Diagram 13 for more detailed information
 Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 μm thick) copper area for drain connection. PCB is vertical in still air.



### 3 Electrical characteristics

**Table 4** Static characteristics

<b>D</b>	0	Values					
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Drain-source breakdown voltage	V <sub>(BR)DSS</sub>	80	-	-	V	V <sub>GS</sub> =0 V, I <sub>D</sub> =1 mA	
Gate threshold voltage	V <sub>GS(th)</sub>	2.2	3.0	3.8	V	$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 208  \mu {\rm A}$	
Zero gate voltage drain current	I <sub>DSS</sub>	-	0.1 10	1 100	μΑ	V <sub>DS</sub> =80 V, V <sub>GS</sub> =0 V, T <sub>i</sub> =25 °C V <sub>DS</sub> =80 V, V <sub>GS</sub> =0 V, T <sub>j</sub> =125 °C	
Gate-source leakage current	I <sub>GSS</sub>	-	1	100	nA	V <sub>GS</sub> =20 V, V <sub>DS</sub> =0 V	
Drain-source on-state resistance	R <sub>DS(on)</sub>	-	1.7 2.2	2.0 2.5	mΩ	V <sub>GS</sub> =10 V, I <sub>D</sub> =100 A V <sub>GS</sub> =6 V, I <sub>D</sub> =50 A	
Gate resistance <sup>1)</sup>	R <sub>G</sub>	-	1.2	1.8	Ω	-	
Transconductance	<b>g</b> fs	100	200	-	S	$ V_{DS}  > 2 I_D R_{DS(on)max}, I_D = 100 A$	

Table 5 Dynamic characteristics<sup>1)</sup>

Danamatan	Cymah al		Values			N
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Input capacitance	C <sub>iss</sub>	-	9300	12100	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =40 V, f=1 MHz
Output capacitance	Coss	-	1500	1950	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =40 V, f=1 MHz
Reverse transfer capacitance	C <sub>rss</sub>	-	65	114	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =40 V, <i>f</i> =1 MHz
Turn-on delay time	$t_{\sf d(on)}$	-	28	-	ns	$V_{\rm DD}$ =40 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 $\Omega$
Rise time	t <sub>r</sub>	-	16	-	ns	$V_{\rm DD}$ =40 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 $\Omega$
Turn-off delay time	$t_{ m d(off)}$	-	62	-	ns	$V_{\rm DD}$ =40 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 $\Omega$
Fall time	t <sub>f</sub>	-	20	-	ns	$V_{\rm DD}$ =40 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 $\Omega$

Table 6 Gate charge characteristics<sup>2)</sup>

Doromotor	Symbol	Values			Unit	Note / Test Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Gate to source charge	Q <sub>gs</sub>	-	43	-	nC	$V_{\rm DD}$ =40 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V	
Gate to drain charge <sup>1)</sup>	$Q_{gd}$	-	28	42	nC	$V_{\rm DD}$ =40 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V	
Switching charge	Qsw	-	45	-	nC	$V_{\rm DD}$ =40 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V	
Gate charge total <sup>1)</sup>	Qg	-	133	166	nC	$V_{\rm DD}$ =40 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V	
Gate plateau voltage	V <sub>plateau</sub>	-	4.6	-	V	$V_{\rm DD}$ =40 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V	
Gate charge total, sync. FET	Q <sub>g(sync)</sub>	-	115	-	nC	V <sub>DS</sub> =0.1 V, V <sub>GS</sub> =0 to 10 V	
Output charge <sup>1)</sup>	Qoss	-	156	207	nC	V <sub>DD</sub> =40 V, V <sub>GS</sub> =0 V	

 $<sup>^{\</sup>rm 1)}$  Defined by design. Not subject to production test.  $^{\rm 2)}$  See "Gate charge waveforms" for parameter definition

## OptiMOS<sup>™</sup> 5 Power-Transistor, 80 V IPB020N08N5





### Table 7 Reverse diode

Douglaston	Correspond		Values			Note / Total Constitution	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Diode continous forward current	I <sub>S</sub>	-	-	148	Α	<i>T</i> <sub>C</sub> =25 °C	
Diode pulse current	I <sub>S,pulse</sub>	-	-	692	Α	<i>T</i> <sub>C</sub> =25 °C	
Diode forward voltage	V <sub>SD</sub>	-	0.9	1.2	V	V <sub>GS</sub> =0 V, I <sub>F</sub> =100 A, T <sub>j</sub> =25 °C	
Reverse recovery time <sup>1)</sup>	<i>t</i> <sub>rr</sub>	-	85	170	ns	V <sub>R</sub> =40 V, I <sub>F</sub> =100A, d <i>i</i> <sub>F</sub> /d <i>t</i> =100 A/μs	
Reverse recovery charge <sup>1)</sup>	Qrr	-	202	404	nC	V <sub>R</sub> =40 V, I <sub>F</sub> =100A, d <i>i</i> <sub>F</sub> /d <i>t</i> =100 A/μs	





## 4 Electrical characteristics diagrams































## 5 Package Outlines





DIM	MILLIN	IETERS	INCH	HES		
DIM	MIN	MAX	MIN	MAX		
A	4.30	4.57	0.169	0.180		
A1	0.00	0.25	0.000	0.010		
b	0.65	0.85	0.026	0.033		
b2	0.95	1.15	0.037	0.045		
С	0.33	0.65	0.013	0.026		
c2	1.17	1.40	0.046	0.055		
D	8.51	9.45	0.335	0.372		
D1	7.10	7.90	0.280	0.311		
E	9.80	10.31	0.386	0.406		
E1	6.50	8.60	0.256	0.339		
e	2.	54	0.100			
e1	5.0	08	0.200			
N		2	2			
Н	14.61	15.88	0.575	0.625		
L	2.29	3.00	0.090	0.118		
L1	0.70	1.60	0.028	0.063		
L2	1.00	1.78	0.039	0.070		
F1	16.05	16.25	0.632	0.640		
F2	9.30	9.50	0.366	0.374		
F3	4.50	4.70	0.177	0.185		
F4	10.70	10.90	0.421	0.429		
F5	3.65	3.85	0.144	0.152		
F6	1.25	1.45	0.049	0.057		



Figure 1 Outline PG-TO263-3, dimensions in mm/inches

# OptiMOS<sup>™</sup> 5 Power-Transistor, 80 V IPB020N08N5



#### **Revision History**

IPB020N08N5

Revision: 2023-10-13, Rev. 2.3

#### Previous Revision

Revision	Date	Subjects (major changes since last revision)					
2.0	2014-12-17	Release of final version					
2.1	2017-07-11	Update product current					
2.2	2017-12-04	Update Crss max					
2.3	2023-10-13	Update trr max typo					

#### **Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

#### We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2023 Infineon Technologies AG All Rights Reserved.

#### Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.