

N-Channel Power MOSFET

80V, 67A, 8.9mΩ

FEATURES

- Low R_{DS(ON)} to minimize conductive losses
- Logic level
- Low gate charge for fast power switching
- 100% UIS and R_g tested
- Compliant to RoHS directive 2011/65/EU and in accordance to WEEE 2002/96/EC
- Halogen-free according to IEC 61249-2-21

KEY PERFORMANCE PARAMETERS				
PARAMETER		VALUE	UNIT	
,	V_{DS}	80	V	
R _{DS(on)}	$V_{GS} = 10V$	8.9	mΩ	
(max)	$V_{GS} = 4.5V$	11		
	Q_g	45	nC	








APPLICATIONS

- BLDC Motor Control
- Telecom power
- Primary and Secondary Side Switch





Note: MSL 1 (Moisture Sensitivity Level) per J-STD-020

ABSOLUTE MAXIMUM RATINGS (T _A = 25°C unless otherwise noted)				
PARAMETER		SYMBOL	LIMIT	UNIT
Drain-Source Voltage		V_{DS}	80	V
Gate-Source Voltage		V_{GS}	±20	V
Continuous Drain Current (Note 1)	$T_C = 25^{\circ}C$	l _D	67	^
	$T_A = 25$ °C		12	A
Pulsed Drain Current		I _{DM}	268	А
Single Pulse Avalanche Current (Note 2)		I _{AS}	36	А
Single Pulse Avalanche Energy (Note 2)		E _{AS}	194	mJ
Total Power Dissipation	$T_C = 25^{\circ}C$	P _D	83	10/
	$T_C = 125$ °C		17	W
Total Power Dissipation	$T_A = 25$ °C	6	2.6	10/
	T _A = 125°C	P_{D}	0.5	W
Operating Junction and Storage Temperature Range		T _J , T _{STG}	- 55 to +150	°C

THERMAL PERFORMANCE					
PARAMETER	SYMBOL	LIMIT	UNIT		
Junction to Case Thermal Resistance	R _{eJC}	1.5	°C/W		
Junction to Ambient Thermal Resistance	Reia	48	°C/W		

Thermal Performance Note: $R_{\Theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistances. The case-thermal reference is defined at the solder mounting surface of the drain pins. $R_{\Theta JA}$ is guaranteed by design while $R_{\Theta CA}$ is determined by the user's board design.

1



PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT
Static		1				
Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = 250\mu A$	BV _{DSS}	80			V
Gate Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	$V_{GS(TH)}$	1	1.9	2.5	V
Gate-Source Leakage Current	$V_{GS} = \pm 20V, V_{DS} = 0V$	I _{GSS}			±100	nA
	$V_{GS} = 0V, V_{DS} = 80V$	I _{DSS}			1	μA
Drain-Source Leakage Current	$V_{GS} = 0V, V_{DS} = 80V$ $T_{J} = 125^{\circ}C$				100	
Drain-Source On-State Resistance	$V_{GS} = 10V, I_D = 12A$	_		6.4	8.9	mΩ
(Note 3)	$V_{GS} = 4.5V, I_D = 12A$	$R_{DS(on)}$		8	11	
Forward Transconductance (Note 3)	$V_{DS} = 5V, I_{D} = 12A$	g _{fs}		49		S
Dynamic (Note 4)						
Total Gate Charge	$V_{GS} = 10V, V_{DS} = 40V,$ $I_{D} = 12A$	Q_g		90		
Total Gate Charge	$V_{GS} = 4.5V, V_{DS} = 40V,$	Q_{g}		45		nC
Gate-Source Charge		Q_{gs}		16		
Gate-Drain Charge	I _D = 12A	Q_{gd}		23		
Input Capacitance	$V_{GS} = 0V, V_{DS} = 40V$	C _{iss}		6119		
Output Capacitance		C _{oss}		304		pF
Reverse Transfer Capacitance	f = 1.0MHz	C _{rss}		116		
Gate Resistance	f = 1.0MHz	R_g	0.5	1.5	3	Ω
Switching (Note 4)						
Turn-On Delay Time		t _{d(on)}		8		
Turn-On Rise Time	$V_{GS} = 10V, V_{DS} = 40V,$ $I_{D} = 12A, R_{G} = 2\Omega$	t _r		21		
Turn-Off Delay Time		t _{d(off)}		45		ns
Turn-Off Fall Time		t _f		24		
Source-Drain Diode						
Forward Voltage (Note 3)	$V_{GS} = 0V, I_{S} = 12A$	V_{SD}			1	V
Reverse Recovery Time	I _S = 12A ,	t _{rr}		33		ns
Reverse Recovery Charge	dl/dt = 100A/µs	Q _{rr}		35		nC

Notes:

- 1. Silicon limited current only.
- 2. L = 0.3mH, $V_{GS} = 10$ V, $V_{DD} = 30$ V, $R_G = 25\Omega$, $I_{AS} = 36$ A, Starting $T_J = 25$ °C
- 3. Pulse test: Pulse Width \leq 300 μ s, duty cycle \leq 2%.
- 4. Switching time is essentially independent of operating temperature.


ORDERING INFORMATION


PART NO.	PACKAGE	PACKING
TSM089N08LCR RLG	PDFN56	2,500pcs / 13"Reel





CHARACTERISTICS CURVES


 $(T_A = 25^{\circ}C \text{ unless otherwise noted})$











1

0.5


0

-75

On-Resistance vs. Junction Temperature

125 150

3



On-Resistance vs. Gate-Source Voltage

25 50 75 100 T_J, Junction Temperature (°C)


Version: A1608


V_{GS}, Gate to Source Voltage (V)





CHARACTERISTICS CURVES


 $(T_A = 25^{\circ}C \text{ unless otherwise noted})$













4




PACKAGE OUTLINE DIMENSIONS (Unit: Millimeters)


PDFN56







SUGGESTED PAD LAYOUT (Unit: Millimeters)



5

MARKING DIAGRAM



G = Halogen Free

Y = Year Code

WW = Week Code (01~52)

F = Factory Code



Taiwan Semiconductor

Notice

Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify TSC for any damages resulting from such improper use or sale.