

AONS66811

80V N-Channel AlphaSGT2 ™

General Description

• Trench Power AlphaSGT2TM technology
• Low R_{DS(ON)} and optimized switching performance

• RoHS 2.0 and Halogen-Free Compliant

Product Summary

 V_{DS} 80V

 I_D (at $V_{GS}=10V$) 287A R_{DS(ON)} (at V_{GS}=10V) < 2.1mΩ

 $R_{DS(ON)}$ (at V_{GS} =8V) < 2.5mΩ

Applications


Industrial Application

• Telecom and Server Power Supply

100% UIS Tested 100% Rg Tested

Max Tj=175°C





Orderable Part Number Package Type		Form	Minimum Order Quantity
AONS66811	DFN 5x6	Tape & Reel	3000

Absolute Maximum Ratings T _A =25°C unless otherwise noted						
Parameter		Symbol				

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V_{DS}	80	V	
Gate-Source Voltage		V_{GS}	±20	V	
Continuous Drain	T _C =25°C		287		
Current	T _C =100°C	I _D	202	А	
Pulsed Drain Current	Ċ	I _{DM}	1148		
Continuous Drain	T _A =25°C		41	Λ	
Current	T _A =70°C	IDSM	34	A	
Avalanche Current C	•	I _{AS}	75	Α	
Avalanche energy	L=0.1mH	E _{AS}	281	mJ	
	T _C =25°C	Ь	365	W	
Power Dissipation ^B	T _C =100°C	$-P_{D}$	182	VV	
	T _A =25°C	Ь	7.5	10/	
Power Dissipation A	T _A =70°C	— P _{DSM}	5.2	W	
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 175	°C	

Thermal Characteristics						
Parameter		Symbol	Тур Мах		Units	
Maximum Junction-to-Ambient A	t ≤ 10s	$R_{\theta JA}$	15	20	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	Г∖ _θ ЈА	40	50	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.34	0.41	°C/W	



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
STATIC F	PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu A, V_{GS}=0V$		80			V
Zara Cata Valtaga Drain Cur	Zero Gate Voltage Drain Current	V_{DS} =80V, V_{GS} =0V				1	
I _{DSS}	Zelo Gate Voltage Diaili Cullent		T _J =55°C			5	μA
I _{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V				±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_D=250\mu A$		2.6	3.2	3.8	V
		V_{GS} =10V, I_{D} =20A			1.7	2.1	mΩ
R _{DS(ON)}	Static Drain-Source On-Resistance		T _J =125°C		2.8	3.4	11122
		V_{GS} =8V, I_D =20A			1.9	2.5	mΩ
g _{FS}	Forward Transconductance	V_{DS} =5V, I_{D} =20A			90		S
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V			0.7	1	V
Is	Maximum Body-Diode Continuous Cur	rrent				200	Α
DYNAMI	CPARAMETERS						
C _{iss}	Input Capacitance				5750		pF
Coss	Output Capacitance	V_{GS} =0V, V_{DS} =40V, f=1MHz f=1MHz			1580		pF
C_{rss}	Reverse Transfer Capacitance				30		pF
R_g	Gate resistance			0.5	1.0	1.5	Ω
SWITCH	NG PARAMETERS						
Q _g (10V)	Total Gate Charge				77	110	nC
Q_{gs}	Gate Source Charge	V_{GS} =10V, V_{DS} =40V, I_{D} =20A			21		nC
Q_{gd}	Gate Drain Charge				15		nC
Q _{oss}	Output Charge	V_{GS} =0V, V_{DS} =40V			112		nC
t _{D(on)}	Turn-On DelayTime				19		ns
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =40V, R_L =2.0 Ω , R_{GEN} =3 Ω			7		ns
t _{D(off)}	Turn-Off DelayTime				45		ns
t _f	Turn-Off Fall Time				10		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs	S		35		ns
Q_{rr}	Body Diode Reverse Recovery Charge	l _F =20A, di/dt=500A/μs	3		175		nC

A. The value of $R_{0,IA}$ is measured with the device mounted on $1in^2$ FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R _{0JA} t≤ 10s and the maximum allowed junction temperature of 175 ° C. The value in any given application

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms_and_conditions_of_sale

Rev.2.0: June 2024 www.aosmd.com Page 2 of 6

depends on the user's specific board design, and the maximum temperature of 175 $^{\circ}$ C may be used if the PCB allows it. B. The power dissipation P_D is based on T_{J(MAX)}=175 $^{\circ}$ C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(MAX)}$ =175 $^{\circ}$ C.

D. The R_{0JA} is the sum of the thermal impedance from junction to case R_{0JC} and case to ambient.


E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=175° C. The SOA curve provides a single pulse rating.


G. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




 $V_{\rm DS}$ (Volts) Figure 1: On-Region Characteristics (Note E)




 ${
m I_D}\left({
m A}\right)$ Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




V_{GS} (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage
(Note E)



V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)



V_{SD} (Volts)
Figure 6: Body-Diode Characteristics
(Note E)

100

10




1E-05

0.0001

0.001

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

0.1


0.01




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




T_{CASE} (° C)
Figure 12: Power De-rating (Note F)




T_{CASE} (° C)
Figure 13: Current De-rating (Note F)



V_{DS} (Volts) Figure 14: Coss stored Energy



Pulse Width (s)
Figure 15: Single Pulse Power Rating
Junction-to-Ambient (Note G)



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note G)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms






Figure D: Diode Recovery Test Circuit & Waveforms





Rev.2.0: June 2024 **www.aosmd.com** Page 6 of 6