

Datasheet

N-channel 100 V, 2 mΩ typ., 180 A STripFET™ F7 Power MOSFETs in an H²PAK-2 and H²PAK-6 packages

Features





Order code	V _{DS}	R _{DS(on)} max.	I _D	
STH240N10F7-2	100 V	2.5 mΩ	180 A	
STH240N10F7-6	100 V	2.5 1112	100 A	

- Among the lowest R_{DS(on)} on the market
- · Excellent FoM (figure of merit)
- Low C_{rss}/C_{iss} ratio for EMI immunity
- · High avalanche ruggedness

G(1) D(TAB) S(2, 3) S(2, 3, 4, 5, 6, 7) for H²PAK-2 H²PAK-6 N-CHG1DTABS23_2_6

Description

These N-channel Power MOSFETs utilize STripFET™ F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Product status				
STH240N10F7-2				
STH240	N10F7-6			
Product summary				
Order code	STH240N10F7-2			
Marking	240N10F7			
Package	H²PAK-2			
Packing	Tape and reel			
Order code	STH240N10F7-6			
Marking	240N10F7			
Package H²PAK-6				
Packing	Tape and reel			



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	100	V
V _{GS}	Gate-source voltage	±20	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	180	Α
I _D ⁽¹⁾	Drain current (continuous) at T _c = 100 °C	120	Α
I _{DM} ⁽²⁾	Drain current (pulsed)	720	Α
P _{TOT}	Total dissipation at T _C = 25 °C	300	W
E _{AS} (3)	Single pulse avalanche energy	500	mJ
Tj	Operating junction temperature range	-55 to 175	°C
T _{stg}	Storage temperature range	-55 to 175	0

- 1. Current limited by package.
- 2. Pulse width limited by safe operating area.
- 3. Starting T_j =25 °C, I_D =45 A, V_{DD} =50 V

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.5	°C/W
R _{thj-pcb} (1)	Thermal resistance junction-pcb	35	°C/W

1. When mounted on 1 inch² FR-4, 2 Oz copper board.

DS10259 - Rev 3 page 2/18



2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 3. On/Off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I _D = 250 μA, V _{GS} = 0 V	100			V
	Zero gate voltage	V _{GS} = 0 V, V _{DS} = 100 V			1	μA
I _{DSS}	drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 100 \text{ V},$ $T_{C} = 125 \text{ °C}^{(1)}$			100	μA
I _{GSS}	Gate-body leakage current	V _{GS} = ±20 V, V _{DS} = 0 V			100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	2.5		4.5	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 60 A		2	2.5	mΩ

^{1.} Defined by design, not subject to production test.

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance	V 25 V f - 1 MHz	-	11550	-	pF
C _{oss}	Output capacitance	$V_{DS} = 25 \text{ V, f} = 1 \text{ MHz,}$ $V_{GS} = 0 \text{ V}$	-	2950	-	pF
C _{rss}	Reverse transfer capacitance	VGS - 0 V	-	217	-	pF
Qg	Total gate charge	V _{DD} = 50 V, I _D = 180 A,	-	160	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 0 to 10 V	-	48	-	nC
Q_{gd}	Gate-drain charge	(see Figure 15. Test circuit for gate charge behavior)	-	38	-	nC

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 50 V, I _D = 90 A,	-	49	-	ns
t _r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 14. Test circuit for	-	139	-	ns
t _{d(off)}	Turn-off delay time	resistive load switching times	-	110	-	ns
t _f	Fall time	and Figure 19. Switching time waveform)	-	112	-	ns

Table 6. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		180	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		720	Α

DS10259 - Rev 3 page 3/18



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} ⁽²⁾	Source-drain curren	I _{SD} = 180 A, V _{GS} = 0 V	-		1.2	V
t _{rr}	Reverse recovery time	I _{SD} = 180 A, di/dt = 100 A/μs	-	108		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 64 V, T _J = 150 °C (see Figure 16. Test circuit for	-	315		nC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times)	-	5.8		Α


^{1.} Pulse width limited by safe operating area.


DS10259 - Rev 3 page 4/18


^{2.} Pulsed: pulse duration=300 μs, duty cycle 1.5%.





2.1 Electrical characteristics (curves)














DS10259 - Rev 3 page 5/18



Figure 9. Capacitance variations

GIPG040620141429SA

Ciss

Coss

1000

1000

Crss


Crss


Crss

VGS(th) GIPG070720141441SA

1
0.8
0.6
0.4
-75 -25 25 75 125 TJ(°C)

V(BR)DSS (norm) ID=1mA GIPG070720141500SA (norm) 0.96 0.92 -75 -25 25 75 125 TJ(°C)





DS10259 - Rev 3 page 6/18



3 Test circuits

Figure 14. Test circuit for resistive load switching times







Figure 16. Test circuit for inductive load switching and diode recovery times







DS10259 - Rev 3 page 7/18



4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.


DS10259 - Rev 3 page 8/18




4.1 H²PAK-2 package information

Figure 20. H²PAK-2 package outline








DS10259 - Rev 3 page 9/18



Table 7. H²PAK-2 package mechanical data

Dim.	mm			
Dilli.	Min.	Тур.	Max.	
A	4.30		4.70	
A1	0.03		0.20	
С	1.17		1.37	
е	4.98		5.18	
E	0.50		0.90	
F	0.78		0.85	
Н	10.00		10.40	
H1	7.40		7.80	
L	15.30	-	15.80	
L1	1.27		1.40	
L2	4.93		5.23	
L3	6.85		7.25	
L4	1.5		1.7	
M	2.6		2.9	
R	0.20		0.60	
V	0°		8°	

Figure 21. H²PAK-2 recommended footprint



8159712_6


Note: Dimensions are in mm.

DS10259 - Rev 3 page 10/18



4.2 H²PAK-6 package information

Figure 22. H²PAK-6 package outline



8159693_Rev_8

DS10259 - Rev 3 page 11/18



Table 8. H²PAK-6 package mechanical data

Dim.		mm	
	Min.	Тур.	Max.
А	4.30		4.70
A1	0.03		0.20
С	1.17		1.37
е	2.34	2.54	2.74
e1	4.88		5.28
e2	7.42		7.82
Е	0.45		0.60
F	0.50		0.70
Н	10.00		10.40
H1	7.40		7.80
L	14.75		15.25
L1	1.27		1.40
L2	4.35		4.95
L3	6.85		7.25
L4	1.50		1.75
M	1.90		2.50
R	0.20		0.60
V	0°		8°

DS10259 - Rev 3 page 12/18






Figure 23. H²PAK-6 recommended footprint

footprint_Rev_8


Note: Dimensions are in mm.


DS10259 - Rev 3 page 13/18



4.3 Packing information

Figure 24. Tape outline





AM08852v2

DS10259 - Rev 3 page 14/18






Figure 25. Reel outline

Table 9. Tape and reel mechanical data

Таре				Reel	
Dim.	ı	mm	Dim.	m	ım
Dim.	Min.	Max.	Dim.	Min.	Max.
A0	10.5	10.7	Α		330
В0	15.7	15.9	В	1.5	
D	1.5	1.6	С	12.8	13.2
D1	1.59	1.61	D	20.2	
E	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	Т		30.4
P0	3.9	4.1			
P1	11.9	12.1	Base	quantity	1000
P2	1.9	2.1	Bulk quantity		1000
R	50				
Т	0.25	0.35			
W	23.7	24.3			

DS10259 - Rev 3 page 15/18



Revision history

Table 10. Document revision history

Date	Version	Changes
07-May-2014	1	Initial release.
23-Jul-2014	2	 Modified: title and description Added: Section 2.1: Electrical characteristics (curves) Minor text changes
06-Feb-2018	3	Removed maturity status indication from cover page. Production data. Modified Figure 3. Safe operating area. Minor text changes.

DS10259 - Rev 3 page 16/18



Contents

1	Elect	rical ratings	2	
2	Electrical characteristics			
		Electrical characteristics (curves)		
3	Test circuits			
4	Package information			
	4.1	H ² PAK-2 package information	8	
	4.2	H ² PAK-6 package information	10	
	4.3	Packing information	13	
Rev	ision	history	16	



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved

DS10259 - Rev 3 page 18/18