eGaN® FET DATASHEET EPC2021


### EPC2021 – 80 V (D-S) Enhancement Mode **Power Transistor**

 $\overline{V}_{DS}$ , 80 V  $R_{DS(on)}$  , 2.2 m $\Omega$ I<sub>D</sub>, 90 A









Gallium Nitride's exceptionally high electron mobility and low temperature coefficient allows very  $low \ R_{DS(on)'} \ while \ its \ lateral \ device \ structure \ and \ majority \ carrier \ diode \ provide \ exceptionally \ low \ Q_G$ and zero Q<sub>RR</sub>. The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

	Maximum Ratings					
	PARAMETER VALUE UNI					
V <sub>DS</sub>	Drain-to-Source Voltage (Continuous)	80	V			
	Continuous (T <sub>A</sub> = 25°C)	90	А			
I <sub>D</sub>	Pulsed (25°C, $T_{PULSE} = 300 \mu s$ )	390				
V	Gate-to-Source Voltage	6	V			
V <sub>GS</sub>	Gate-to-Source Voltage	-4				
TJ	Operating Temperature	-40 to 150	°C			
T <sub>STG</sub>	Storage Temperature	-40 to 150				

	Thermal Characteristics				
	PARAMETER TYP UNIT				
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	0.4			
$R_{\theta JB}$	Thermal Resistance, Junction-to-Board	1.1	°C/W		
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1)	42			

Note 1: Raia is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. See https://epc-co.com/epc/documents/product-training/Appnote\_Thermal\_Performance\_of\_eGaN\_FETs.pdf for details.

EPC2021 eGaN® FETs are supplied only in passivated die form with solder bars. Die Size: 6.05 mm x 2.3 mm

### **Applications**

- High Frequency DC-DC Conversion
- · Motor Drive
- · Industrial Automation
- · Synchronous Rectification
- · Inrush Protection
- · Class-D Audio

#### **Benefits**

- · Ultra High Efficiency
- · No Reverse Recovery
- Ultra Low Q<sub>G</sub>
- Small Footprint



Static Characteristics ( $T_j = 25^{\circ}$ C unless otherwise stated)						
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$BV_{DSS}$	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V, I}_{D} = 500 \mu\text{A}$	80			V
$I_{DSS}$	Drain-Source Leakage	$V_{GS} = 0 \text{ V}, V_{DS} = 80 \text{ V}$		20	200	μΑ
	Gate-to-Source Forward Leakage	$V_{GS} = 5 \text{ V, T}_{J} = 25^{\circ}\text{C}$		0.02	4	mA
$I_{GSS}$	Gate-to-Source Forward Leakage#	$V_{GS} = 5 \text{ V}, T_J = 125^{\circ}\text{C}$		0.1	9	mA
	Gate-to-Source Reverse Leakage	$V_{GS} = -4 V$		20	200	μΑ
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_{D} = 13 \text{ mA}$	0.7	1.2	2.5	V
R <sub>DS(on)</sub>	Drain-Source On Resistance	$V_{GS} = 5 \text{ V, } I_D = 29 \text{ A}$		1.8	2.2	mΩ
$V_{SD}$	Source-Drain Forward Voltage	$I_S = 0.5 \text{ A}, V_{GS} = 0 \text{ V}$		1.5		V

All measurements were done with substrate connected to source.

# Defined by design. Not subject to production test.


Note: Datasheet is applicable for devices with date code of 1918 and later. For older date code devices please contact EPC for data sheet

EPC2021 eGaN® FET DATASHEET

Dynamic Characteristics (T <sub>J</sub> = 25°C unless otherwise stated)						
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
C <sub>ISS</sub>	Input Capacitance#			1610	1940	
$C_{RSS}$	Reverse Transfer Capacitance	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}$		15		
$C_{OSS}$	Output Capacitance#			1100	1650	pF
C <sub>OSS(ER)</sub>	Effective Output Capacitance, Energy Related (Note 2)	V -0+040VV -0V		1450		
C <sub>OSS(TR)</sub>	Effective Output Capacitance, Time Related (Note 3)	$V_{DS} = 0$ to 40 V, $V_{GS} = 0$ V		1790		
$R_G$	Gate Resistance			0.3		Ω
$Q_{G}$	Total Gate Charge#	$V_{DS} = 40 \text{ V}, V_{GS} = 5 \text{ V}, I_D = 29 \text{ A}$		15	19	
$Q_GS$	Gate-to-Source Charge			4.1		
$Q_GD$	Gate-to-Drain Charge	$V_{DS} = 40 \text{ V}, I_D = 29 \text{ A}$		3		C
$Q_{G(TH)}$	Gate Charge at Threshold			2.7		nC
Qoss	Output Charge <sup>#</sup>	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}$		72	108	
$Q_{RR}$	Source-Drain Recovery Charge			0		

All measurements were done with substrate connected to source.

Figure 1: Typical Output Characteristics at 25°C






Figure 3:  $R_{DS(on)}$  vs.  $V_{GS}$  for Various Drain Currents






Figure 4: R<sub>DS(on)</sub> vs. V<sub>GS</sub> for Various Temperatures



<sup>#</sup> Defined by design. Not subject to production test. Note 2:  $C_{OSS(ER)}$  is a fixed capacitance that gives the same stored energy as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 50% BV<sub>DSS</sub>. Note 3:  $C_{OSS(TR)}$  is a fixed capacitance that gives the same charging time as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 50% BV<sub>DSS</sub>.

eGaN® FET DATASHEET EPC2021








Figure 6: Output Charge and C<sub>oss</sub> Stored Energy

120

100

4.00

3.00

2.00


1.00

1.00

1.00

V<sub>DS</sub> – Drain-to-Source Voltage (V)

Figure 7: Gate Charge



**Figure 8: Reverse Drain-Source Characteristics** 







Figure 9: Normalized On-State Resistance vs. Temperature





eGaN® FET DATASHEET EPC2021






**Figure 12: Transient Thermal Response Curves** 





eGaN® FET DATASHEET EPC2021

### **TAPE AND REEL CONFIGURATION**




	Dimension (mm)			
EPC2021 (Note 1)	Target	MIN	MAX	
a	12.00	11.90	12.30	
b	1.75	1.65	1.85	
<b>c</b> (Note 2)	5.50	5.45	5.55	
d	4.00	3.90	4.10	
е	8.00	7.90	8.10	
f (Note 2)	2.00	1.95	2.05	
g	1.50	1.50	1.60	
h	1.50	1.50	1.75	


Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/ JEDEC industry standard.

Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.

### **DIE MARKINGS**



Part		Laser Markings	
Number	Part # Marking Line 1	Lot_Date Code Marking Line 2	Lot_Date Code Marking Line 3
EPC2021	2021	YYYY	7777



	Micrometers				
DIM	MIN	Nominal	MAX		
A	6020	6050	6080		
В	2270	2300	2330		
c	2047	2050	2053		
d	717	720	723		
e	210	225	240		
f	195	200	205		
g	400	400	400		

Pad 1 is Gate;

Pads 2,5,6,9,10,13,14,17,18,21,22,25,26,29 are Source;

Pads 3, 4, 7, 8, 11, 12, 15, 16, 19, 20, 23, 24, 27, 28 are Drain;


Pad 30 is Substrate.\*

\*Substrate pin should be connected to Source

eGaN® FET DATASHEET EPC2021

## RECOMMENDED LAND PATTERN

(units in µm)




Land pattern is solder mask defined Solder mask opening is 180 µm It is recommended to have on-Cu trace PCB vias

Pad 1 is Gate; Pads 2, 5, 6, 9,10,13,14, 17, 18, 21, 22, 25, 26, 29 are Source; Pads 3, 4, 7, 8, 11, 12, 15, 16, 19, 20, 23, 24, 27, 28 are Drain; Pad 30 is Substrate.\*

\*Substrate pin should be connected to Source

# RECOMMENDED STENCIL DRAWING

(units in  $\mu$ m)



Recommended stencil should be 4 mil (100  $\mu$ m) thick, must be laser cut, openings per drawing. Intended for use with SAC305 Type 4 solder,

Additional assembly resources available at https://epc-co.com/epc/DesignSupport/ AssemblyBasics.aspx

reference 88.5% metals content.

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

 $e GaN^{\circ} \ is \ a \ registered \ trademark \ of \ Efficient \ Power \ Conversion \ Corporation.$ 

EPC Patent Listing: epc-co.com/epc/AboutEPC/Patents.aspx

Information subject to change without notice.
Revised May 2022