


# N-channel 80 V, 5.2 mΩ typ., 100 A, STripFET F7 Power MOSFET in a PowerFLAT 5x6 package



PowerFLAT 5x6



### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max	I <sub>D</sub>	P <sub>TOT</sub>
STL100N8F7	80 V	6.1 mΩ	100 A	120 W

- Among the lowest R<sub>DS(on)</sub> on the market
- · Excellent FoM (figure of merit)
- $\bullet \quad \text{Low $C_{\text{rss}}$/$C_{\text{iss}}$ ratio for EMI immunity}\\$
- · High avalanche ruggedness

## **Applications**

· Switching applications

## **Description**

This N-channel Power MOSFET utilizes STripFET F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.



## Product status link

Product summary			
Order code STL100N8F7			
Marking	100N8F7		
Package	PowerFLAT 5x6		
Packing	Tape and reel		

STL100N8F7



# 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	80	V
V <sub>GS</sub>	Gate-source voltage	±20	V
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>c</sub> = 25 °C	100	А
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 100 °C	71	А
I <sub>DM</sub> <sup>(2) (1)</sup>	Drain current (pulsed)	400	А
I <sub>D</sub> (3)	Drain current (continuous) at T <sub>pcb</sub> = 25 °C	20	А
I <sub>D</sub> (3)	Drain current (continuous) at T <sub>pcb</sub> = 100 °C	14	А
I <sub>DM</sub> <sup>(3)</sup> <sup>(2)</sup>	Drain current (pulsed)	80	А
P <sub>TOT</sub> (1)	Total power dissipation at T <sub>C</sub> = 25 °C	120	W
P <sub>TOT</sub> (3)	Total power dissipation at T <sub>pcb</sub> = 25 °C	4.8	W
E <sub>AS</sub> (4)	Single pulse avalanche energy	220	mJ
T <sub>J</sub>	Operating junction temperature range	-55 to 175	°C
T <sub>stg</sub>	Storage temperature range	-55 (0 175	°C

- 1. This value is rated according to  $R_{thj-c}$ .
- 2. Pulse width limited by safe operating area.
- 3. This value is rated according to R<sub>thj-pcb</sub>.
- 4. Starting  $T_J$ =25 °C,  $I_D$ =25 A,  $V_{DD}$ =40 V

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	1.25	°C/W
R <sub>thj-pcb</sub> (1)	Thermal resistance junction-pcb	31.3	°C/W

1. When mounted on FR-4 board of 1inch<sup>2</sup>, 2oz Cu, t < 10 s.

DS10666 - Rev 4 page 2/18



# 2 Electrical characteristics

(T<sub>C</sub> = 25 °C unless otherwise specified)

Table 3. On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	V <sub>GS</sub> = 0, I <sub>D</sub> = 250 μA	80			V
		V <sub>GS</sub> = 0, V <sub>DS</sub> = 80 V			1	μA
I <sub>DSS</sub>	Zero gate voltage drain current	$V_{GS} = 0$ , $V_{DS} = 80$ V, $T_{C} = 125$ °C (1)			10	μA
I <sub>GSS</sub>	Gate-body leakage current	V <sub>DS</sub> = 0, V <sub>GS</sub> = ±20 V			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2.5		4.5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 10 A		5.2	6.1	mΩ

<sup>1.</sup> Defined by design, not subject to production test.

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	3435	-	pF
C <sub>oss</sub>	Output capacitance	V <sub>GS</sub> = 0, V <sub>DS</sub> = 40 V, f = 1 MHz	-	653	-	pF
C <sub>rss</sub>	Reverse transfer capacitance	V <sub>DD</sub> = 40 V, I <sub>D</sub> = 20 A,	-	57	-	pF
Qg	Total gate charge		-	46.8	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 0 to 10 V	-	23.4	-	nC
$Q_{\sf gd}$	Gate-drain charge	(see Figure 13. Test circuit for gate charge behavior	-	11.2	-	nC

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 40 \text{ V}, I_D = 10 \text{ A}, R_G = 4.7 \Omega,$	-	49	-	ns
t <sub>r</sub>	Rise time	V <sub>GS</sub> = 10 V	-	95	-	ns
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 12. Test circuit for resistive load switching times and Figure 17. Switching time waveform	-	60	-	ns
t <sub>f</sub>	Fall time		-	32	-	ns

DS10666 - Rev 4 page 3/18



#### Table 6. Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage	V <sub>GS</sub> = 0, I <sub>SD</sub> = 20 A	-		1.2	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 20 A, di/dt = 100 A/μs,	-	48.6		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 60 V (see Figure 14. Test circuit for inductive load switching	-	58.6		nC
I <sub>RRM</sub>	Reverse recovery current	and diode recovery times.	-	2.4		Α


<sup>1.</sup> Pulsed: pulse duration = 300 μs, duty cycle 1.5%


DS10666 - Rev 4 page 4/18





## 2.1 Electrical characteristics (curves)















DS10666 - Rev 4 page 5/18










Figure 9. Normalized on-resistance vs temperature R DS(on) GIPG281020150910RON (norm.) V <sub>GS</sub> = 10 V 2.0  $I_D = 10 A$ 1.8 1.6 1.4 1.2 1.0 8.0 0.6 -25 25 75 125 175 T <sub>j</sub> (°C)





DS10666 - Rev 4 page 6/18



## 3 Test circuits

Figure 12. Test circuit for resistive load switching times




Figure 13. Test circuit for gate charge behavior




Figure 14. Test circuit for inductive load switching and diode recovery times




Figure 15. Unclamped inductive load test circuit




Figure 16. Unclamped inductive waveform





Figure 17. Switching time waveform



DS10666 - Rev 4 page 7/18



# 4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK is an ST trademark.

DS10666 - Rev 4 page 8/18



# 4.1 PowerFLAT 5x6 type C SUBCON package information

Figure 18. PowerFLAT 5x6 type C SUBCON package outline



8472137\_SUBCON\_998G\_REV4

DS10666 - Rev 4 page 9/18



Table 7. PowerFLAT 5x6 type C SUBCON package mechanical data


Dim.	mm				
Dim.	Min.	Тур.	Max.		
A	0.90	0.95	1.00		
A1		0.02			
b	0.35	0.40	0.45		
b1		0.30			
С	0.21	0.25	0.34		
D			5.10		
D1	4.80	4.90	5.00		
D2	4.01	4.21	4.31		
е	1.17	1.27	1.37		
E	5.90	6.00	6.10		
E1	5.70	5.75	5.80		
E2	3.54	3.64	3.74		
E4	0.15	0.25	0.35		
E5	0.26	0.36	0.46		
Н	0.51	0.61	0.71		
K	0.95				
L	0.51	0.61	0.71		
L1	0.06	0.13	0.20		
L2			0.10		
Р	1.00	1.10	1.20		
θ	8°	10°	12°		

DS10666 - Rev 4 page 10/18



# 4.2 PowerFLAT 5x6 type C package information

Figure 19. PowerFLAT 5x6 type C package outline



8231817\_typeC\_Rev18

DS10666 - Rev 4 page 11/18



Table 8. PowerFLAT 5x6 type C package mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
Α	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.20
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.20
D5	0.25	0.40	0.55
D6	0.15	0.30	0.45
е		1.27	
E	5.95	6.15	6.35
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.75	0.90	1.05
K	1.05		1.35
L	0.725		1.025
L1	0.05	0.15	0.25
θ	0°		12°

DS10666 - Rev 4 page 12/18






Figure 20. PowerFLAT 5x6 recommended footprint (dimensions are in mm)


8231817\_FOOTPRINT\_simp\_Rev\_18

DS10666 - Rev 4 page 13/18



## 4.3 PowerFLAT 5x6 packing information

Figure 21. PowerFLAT 5x6 tape (dimensions are in mm)




- Ao 6.30 +/- 0.1
  Bo 5.30 +/- 0.1
  Ko 1.20 +/- 0.1
  F 5.50 +/- 0.1
  P1 8.00 +/- 0.7
- (I) Measured from centreline of sprocket hole to centreline of pocket.
- (II) Cumulative tolerance of 10 sprocket holes is ±0.20.
- (III) Measured from centreline of sprocket hole to centreline of pocket

Base and bulk quantity 3000 pcs All dimensions are in millimeters

8234350\_Tape\_rev\_C

Figure 22. PowerFLAT 5x6 package orientation in carrier tape



DS10666 - Rev 4 page 14/18



PART NO.

R25.00

R25.

Figure 23. PowerFLAT 5x6 reel

8234350\_Reel\_rev\_C

DS10666 - Rev 4 page 15/18



# **Revision history**

Table 9. Document revision history

Date	Revision	Changes
21-Oct-2014	1	Initial release.
03-Nov-2015	2	Modified: Table 2: "Absolute maximum ratings", Table 5: "Dynamic", Table 6: "Switching times" and Table 7: "Source drain diode".  Added: Section 4.1: "Electrical characteristics (curves)".  Minor text changes
03-Dec-2015	3	Document status promoted from preliminary to production data.
27-Nov-2019	4	Added Section 4.1 PowerFLAT 5x6 type C SUBCON package information.  Updated Section 4.2 PowerFLAT 5x6 type C package information.  Minor text changes.

DS10666 - Rev 4 page 16/18



# **Contents**

1	Elec	trical ratings	2
2	Elec	trical characteristics	3
	2.1	Electrical characteristics (curves)	5
3	Test	circuits	7
4	Pack	rage information	8
	4.1	PowerFLAT 5x6 type C SUBCON package information	8
	4.2	PowerFLAT 5x6 type C package information	. 10
	4.3	PowerFLAT™ 5x6 type C packing information	. 13
Rev	ision	history	.16



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to <a href="https://www.st.com/trademarks">www.st.com/trademarks</a>. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics - All rights reserved

DS10666 - Rev 4 page 18/18