

MOSFET

Metal Oxide Semiconductor Field Effect Transistor

OptiMOS™ Power-Transistor, 80V

OptiMOS™3 Power-Transistor IPA100N08N3 G

Data Sheet

Rev. 2.2 Final



OptiMOS^(TM)3 Power-Transistor

Features

- Ideal for high frequency switching and sync. rec.
- Optimized technology for DC/DC converters
- Excellent gate charge x R_{DS(on)} product (FOM)
- N-channel, normal level
- 100% avalanche tested
- Pb-free plating; RoHS compliant
- Qualified according to JEDEC¹⁾ for target applications
- Halogen-free according to IEC61249-2-21
- Fully isolated package (2500 VAC; 1 minute)


Туре	IPA100N08N3 G
	G
Package	PG-TO220-FP
Marking	100N08N

Product Summary

$V_{ m DS}$	80	٧
$R_{\mathrm{DS(on),max}}$	10	mΩ
I _D	40	Α







Maximum ratings, at T_i =25 °C, unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Continuous drain current	ID	T _C =25 °C ²⁾	40	А
		T _C =100 °C	30	
Pulsed drain current ³⁾	I _{D,pulse}	T _C =25 °C	160	
Avalanche energy, single pulse ⁴⁾	E _{AS}	$I_{\rm D}$ =40 A, $R_{\rm GS}$ =25 Ω	110	mJ
Gate source voltage	V_{GS}		±20	٧
Power dissipation	P _{tot}	T _C =25 °C	35	W
Operating and storage temperature	$T_{\rm j},T_{\rm stg}$		-55 175	°C
IEC climatic category; DIN IEC 68-1			55/175/56	

¹⁾J-STD20 and JESD22

 $^{^{2)}}$ Current is limited by package; with an $R_{thJC}=1.5$ K/W in a standard TO-220 package the chip is able to carry 72A.

³⁾ See figure 3 for more detailed information

⁴⁾ See figure 13 for more detailed information



Parameter	Symbol	Conditions	Values		Unit		
			min.	typ.	max.		
Thermal characteristics							
Thermal resistance, junction - case	R_{thJC}		-	-	4.3	K/W	
Thermal resistance,	R_{thJA}	minimal footprint	-	-	62		
junction - ambient		6 cm ² cooling area ⁵⁾	-	-	40		

Electrical characteristics, at T_i =25 °C, unless otherwise specified

Static characteristics

Drain-source breakdown voltage	$V_{(BR)DSS}$	$V_{\rm GS}$ =0 V, $I_{\rm D}$ =1 mA	80	-	-	V
Gate threshold voltage	$V_{GS(th)}$	$V_{\rm DS}=V_{\rm GS},I_{\rm D}=46~\mu{\rm A}$	2	2.8	3.5	
Zero gate voltage drain current	I _{DSS}	$V_{\rm DS} = 80 \text{ V}, V_{\rm GS} = 0 \text{ V}, $ $T_{\rm j} = 25 \text{ °C}$	-	0.1	1	μΑ
		$V_{\rm DS}$ =80 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =125 °C	-	10	100	
Gate-source leakage current	I _{GSS}	V _{GS} =20 V, V _{DS} =0 V	-	1	100	nA
Drain-source on-state resistance	$R_{\mathrm{DS(on)}}$	V _{GS} =10 V, I _D =40 A	-	8.4	10	mΩ
		V _{GS} =6 V, I _D =20 A	-	10.9	18.2	
Gate resistance	R_{G}		-	1.6	-	Ω
Transconductance	g fs	$ V_{\rm DS} > 2 I_{\rm D} R_{\rm DS(on)max},$ $I_{\rm D} = 40~{\rm A}$	28	55	-	S

 $^{^{5)}}$ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm 2 (one layer, 70 μ m thick) copper area for drain connection. PCB is vertical in still air.



Parameter	Symbol Conditions		Values			Unit
			min.	typ.	max.	
Dynamic characteristics						
Input capacitance	Ciss		-	1810	2410	рF
Output capacitance	Coss	$V_{\rm GS}$ =0 V, $V_{\rm DS}$ =40 V, f =1 MHz	-	490	652	1
Reverse transfer capacitance	C_{rss}		-	20	-	
Turn-on delay time	$t_{d(on)}$		-	13	-	ns
Rise time	t _r	V _{DD} =40 V, V _{GS} =10 V,	-	30	-	
Turn-off delay time	$t_{d(off)}$	$I_{\rm D}$ =40 A, $R_{\rm G,ext}$ =1.6 Ω	-	23	-	
Fall time	t _f		-	5	-	
Gate Charge Characteristics ⁶⁾					ı	
Gate to source charge	Q_{gs}		-	9	-	nC
Gate to drain charge	Q_{gd}	$V_{\rm DD}$ =40 V, $I_{\rm D}$ =40 A, $V_{\rm GS}$ =0 to 10 V	-	5	-	
Switching charge	Q_{sw}		-	10	-	
Gate charge total	Q_{g}		-	26	35	
Gate plateau voltage	$V_{ m plateau}$		-	5.1	-	٧
Output charge	$Q_{\rm oss}$	V_{DD} =40 V, V_{GS} =0 V	-	35	47	nC
Reverse Diode						
Diode continous forward current	Is	T -25 °C	-	-	40	Α
Diode pulse current	I _{S,pulse}	- T _C =25 °C	-	-	160	
Diode forward voltage	$V_{ m SD}$	V _{GS} =0 V, I _F =40 A, T _j =25 °C	-	1.0	1.2	V
Reverse recovery time	t _{rr}	V _R =40 V, I _F =40A,	-	57	-	ns
Reverse recovery charge	$Q_{\rm rr}$	d <i>i_F</i> /d <i>t</i> =100 A/μs	-	91	-	пC

⁶⁾ See figure 16 for gate charge parameter definition




1 Power dissipation

$P_{\text{tot}} = f(T_{\text{C}})$

30 30 10 10 0 0 0 10 150 200 T_C [°C]

2 Drain current


$$I_{D}=f(T_{C}); V_{GS}\geq 10 \text{ V}$$



3 Safe operating area

 $I_{D}=f(V_{DS}); T_{C}=25 \text{ °C}; D=0$


parameter: t_p



4 Max. transient thermal impedance

 $Z_{\text{thJC}} = f(t_p)$

parameter: $D = t_p/T$






5 Typ. output characteristics

 $I_D=f(V_{DS}); T_i=25 \text{ °C}$


parameter: $V_{\rm GS}$



7 Typ. transfer characteristics

 $I_{D}=f(V_{GS}); |V_{DS}|>2|I_{D}|R_{DS(on)max}$


parameter: T_j



6 Typ. drain-source on resistance


 $R_{DS(on)}=f(I_D); T_j=25 \text{ °C}$

parameter: V_{GS}



8 Typ. forward transconductance

$$g_{fs}$$
=f(I_D); T_j =25 °C






9 Drain-source on-state resistance

 $R_{DS(on)} = f(T_i); I_D = 40 \text{ A}; V_{GS} = 10 \text{ V}$

10 Typ. gate threshold voltage


 $V_{GS(th)}=f(T_j); V_{GS}=V_{DS}$

parameter: I_D



11 Typ. capacitances


 $C=f(V_{DS}); V_{GS}=0 V; f=1 MHz$



12 Forward characteristics of reverse diode

 $I_{\mathsf{F}} = \mathsf{f}(V_{\mathsf{SD}})$

parameter: $T_{\rm j}$





13 Avalanche characteristics

 $I_{AS}=f(t_{AV}); R_{GS}=25 \Omega$


parameter: $T_{j(start)}$

100 150 °C 100 °C 25 °C 100 °

14 Typ. gate charge


 V_{GS} =f(Q_{gate}); I_D =40 A pulsed

parameter: $V_{\rm DD}$




15 Drain-source breakdown voltage

 $V_{BR(DSS)}=f(T_j); I_D=1 \text{ mA}$




16 Gate charge waveforms





PG-TO220-3-FP



B.111	MILLIN	METERS	INC	HES
DIM	MIN MAX		MIN	MAX
Α	4.55	4.85	0.179	0.191
A1	2.55	2.85	0.100	0.112
A2	2.42	2.72	0.095	0.107
b	0.65	0.85	0.026	0.033
b1	0.95	1.33	0.037	0.052
b2	0.95	1.51	0.037	0.059
b3	0.65	1.33	0.026	0.052
b4	0.65	1.51	0.026	0.059
C	0.40	0.63	0.016	0.025
D	15.85	16.15	0.624	0.636
D1	9.53	9.83	0.375	0.387
E	10.35	10.65	0.407	0.419
e	2.	54	0.1	100
e1	5.	08	0.2	200
N		3		3
Н	29.45	29.75	1.159	1.171
L	13.45	13.75	0.530	0.541
L1	3.15	3.45	0.124	0.136
pΡ	2.95	3.20	0.116	0.126
O	3.15	3.50	0.124	0.138

	REFERENCE
	.J
	SCALE 0
	2.5 0 2.5 Luuruuluuuu 5mm
EUF	OPEAN PROJECTION
2	
	1 SSUE DATE 08-01-2007
	FILE TO220 2





IPA100N08N3 G

Revision History

IPA100N08N3 G

Revision: 2015-08-27, Rev. 2.2

Previous Revision

	101101011	
Revision	Date	Subjects (major changes since last revision)
2.2	2015-08-27	Update features: "Fully isolated package"

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2015 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

10