

AOTF290L

100V N-Channel MOSFET

General Description

- Trench Power MV MOSFET technology
- Low R_{DS(ON)}
- Low Gate Charge
- Optimized for fast-switching applications
- RoHS and Halogen-Free Compliant

Product Summary


100V I_D (at V_{GS}=10V) 72A < 4.2mΩ $R_{DS(ON)}$ (at V_{GS} =10V)


100% UIS Tested 100% Rg Tested



Applications

- Synchronous Rectification in DC/DC and AC/DC Converters Industrial and Motor Drive applications





Orderable Part Number Package Type		Form	Minimum Order Quantity
AOTF290L	TO-220F	Tube	1000

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V_{DS}	100	V	
Gate-Source Voltage		V_{GS}	±20	V	
Continuous Drain	ntinuous Drain T _C =25°C		72		
Current ^G	T _C =100°C	I _D	58	A	
Pulsed Drain Current	С	I _{DM}	290	1	
Continuous Drain	T _A =25°C	1 .	34	A	
Current	T _A =70°C	I _{DSM}	27	^	
Avalanche Current ^C		I _{AS}	72	А	
Avalanche energy	L=0.1mH	E _{AS}	259	mJ	
V _{DS} Spike	10µs	V_{SPIKE}	120	V	
	T _C =25°C	P _D	48	W	
Power Dissipation B	T _C =100°C	' D	24	vv	
	T _A =25°C	D .	8.3	W	
Power Dissipation A	T _A =70°C	P _{DSM}	5.3		
Junction and Storage	: Temperature Range	T _J , T _{STG}	-55 to 175	°C	

Thermal Characteristics					
Parameter		Symbol	Тур	Max	Units
Maximum Junction-to-Ambient A	t ≤ 10s	- R _{e,JA}	10	15	°C/W
Maximum Junction-to-Ambient AD	Steady-State	$\kappa_{\theta JA}$	45	55	°C/W
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	2.6	3.1	°C/W



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
STATIC F	PARAMETERS					
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	100			V
lass	Zero Gate Voltage Drain Current	V _{DS} =100V, V _{GS} =0V			1	μA
I _{DSS}	Zelo Gate Voltage Diaili Cullent	T _J =55°C			5	
I _{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V			±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_D=250\mu A$	2.9	3.5	4.1	V
P Statio Drain Source On Registance	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =20A		3.4	4.2	mΩ
DS(ON)	R _{DS(ON)} Static Drain-Source On-Resistance	T _J =125°C		4.9	6.1	11152
g _{FS}	Forward Transconductance	V_{DS} =5V, I_D =20A		50		S
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V		0.67	1	V
I _S	Maximum Body-Diode Continuous Current ^G				72	Α
DYNAMIC	PARAMETERS					
C _{iss}	Input Capacitance			7180		pF
Coss	Output Capacitance	V_{GS} =0V, V_{DS} =50V, f=1MHz		2780		pF
C_{rss}	Reverse Transfer Capacitance			42		pF
R_g	Gate resistance	f=1MHz	0.8	1.7	2.6	Ω
SWITCHI	NG PARAMETERS					
$Q_g(10V)$	Total Gate Charge			90	126	nC
Q_{gs}	Gate Source Charge	V_{GS} =10V, V_{DS} =50V, I_{D} =20A		33		nC
Q_{gd}	Gate Drain Charge			21		nC
$t_{D(on)}$	Turn-On DelayTime			31		ns
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =50V, R_L =2.5 Ω ,		24		ns
$t_{D(off)}$	Turn-Off DelayTime	R_{GEN} =3 Ω		45		ns
t_f	Turn-Off Fall Time			27		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs		65		ns
Q _{rr}	Body Diode Reverse Recovery Charge	e I _F =20A, di/dt=500A/μs		460		nC

A. The value of R_{BJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R _{6JA} t≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175° C may be used if the PCB allows it.

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

Rev.2.0: August 2016 www.aosmd.com Page 2 of 6

B. The power dissipation P_D is based on T_{J(MAX)}=175° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature T_{J(MAX)}=175° C.

D. The R_{BJA} is the sum of the thermal impedance from junction to case R_{BJC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=175° C. The SOA curve provides a single pulse rating.


G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.


I. The spike duty cycle 5% max, limited by junction temperature $\rm T_{J(MAX)}\text{=}120^{\circ}\,$ C.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




 $V_{\rm DS}$ (Volts) Figure 1: On-Region Characteristics (Note E)




V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)




 $\rm I_D$ (A) Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)




V_{GS} (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)



V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS






T_{CASE} (°C) Figure 13: Current De-rating (Note F)



Pulse Width (s)
Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)



Pulse Width (s)
Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)

Rev.2.0: August 2016 www.aosmd.com Page 5 of 6

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




Figure D: Diode Recovery Test Circuit & Waveforms

