### XP8NA2R2CXT


### **Halogen-Free Product**



N-CHANNEL ENHANCEMENT MODE

#### **POWER MOSFET**

- ▼ 100% R<sub>q</sub> & UIS Test
- **▼** Simple Drive Requirement
- **▼** Low On-resistance
- **▼** RoHS Compliant & Halogen-Free



BV <sub>DSS</sub>	80V
R <sub>DS(ON)</sub>	$\mathbf{2.2m}\Omega$

### **Description**

XP8NA2R2C series are innovated design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.

The PMPAK  $^{\circ}$  5x6X package is special for DC-DC converters application and the foot print is compatible with SO-8 with backside heat sink and lower profile.



### Absolute Maximum Ratings@T<sub>j</sub>=25°C(unless otherwise specified)

Symbol	Parameter	Rating	Units
$V_{DS}$	Drain-Source Voltage	80	V
$V_{GS}$	Gate-Source Voltage	<u>+</u> 20	V
I <sub>D</sub> @T <sub>C</sub> =25°C	Drain Current, V <sub>GS</sub> @ 10V <sup>4</sup> (Silicon Limited)	168	Α
I <sub>D</sub> @T <sub>C</sub> =25°C	Drain Current, V <sub>GS</sub> @ 10V <sup>4</sup>	100	Α
I <sub>D</sub> @T <sub>A</sub> =25°C	Drain Current, V <sub>GS</sub> @ 10V <sup>3</sup>	35	А
I <sub>D</sub> @T <sub>A</sub> =70°C	Drain Current, V <sub>GS</sub> @ 10V <sup>3</sup>	28	Α
I <sub>DM</sub>	Pulsed Drain Current <sup>1</sup>	400	Α
$P_D@T_C=25^{\circ}C$	Total Power Dissipation	113.6	W
$P_D@T_A=25^{\circ}C$	Total Power Dissipation <sup>3</sup>	5	W
E <sub>AS</sub>	Single Pulse Avalanche Energy <sup>5</sup>	180	mJ
T <sub>STG</sub>	Storage Temperature Range	-55 to 150	$^{\circ}\!\mathbb{C}$
$T_J$	Operating Junction Temperature Range	-55 to 150	$^{\circ}\!\mathbb{C}$

### **Thermal Data**

Symbol	Parameter	Value	Unit
Rthj-c	Maximum Thermal Resistance, Junction-case	1.1	°C/W
Rthj-a	Maximum Thermal Resistance, Junction-ambient <sup>3</sup>	25	°C/W



### Electrical Characteristics@T<sub>i</sub>=25°C(unless otherwise specified)

	,					
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250uA	80	-	-	V
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance <sup>2</sup>	V <sub>GS</sub> =10V, I <sub>D</sub> =20A	-	-	2.2	$m\Omega$
		$V_{GS}$ =6V, $I_D$ =20A	-	-	3.8	$\mathbf{m}\Omega$
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_{D}=250uA$	2	-	4	V
9 <sub>fs</sub>	Forward Transconductance	$V_{DS}$ =5V, $I_{D}$ =20A	-	70	-	S
I <sub>DSS</sub>	Drain-Source Leakage Current	V <sub>DS</sub> =64V, V <sub>GS</sub> =0V	-	-	25	uA
I <sub>GSS</sub>	Gate-Source Leakage	$V_{GS} = \pm 20V, V_{DS} = 0V$	-	-	<u>+</u> 0.1	uA
$Q_g$	Total Gate Charge	I <sub>D</sub> =20A	-	112	179	nC
$Q_{gs}$	Gate-Source Charge	V <sub>DS</sub> =40V	-	30	-	nC
$Q_{gd}$	Gate-Drain ("Miller") Charge	V <sub>GS</sub> =10V	-	36	-	nC
t <sub>d(on)</sub>	Turn-on Delay Time	V <sub>DS</sub> =40V	-	24	-	ns
t <sub>r</sub>	Rise Time	I <sub>D</sub> =20A	-	60	-	ns
t <sub>d(off)</sub>	Turn-off Delay Time	$R_G=3.3\Omega$	-	53	-	ns
t <sub>f</sub>	Fall Time	V <sub>GS</sub> =10V	-	63	-	ns
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V	-	5830	9328	pF
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> =60V	-	950	-	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	f=1.0MHz	-	20	-	pF
$R_g$	Gate Resistance	f=1.0MHz	-	1	2	Ω

### **Source-Drain Diode**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
$V_{SD}$	Forward On Voltage <sup>2</sup>	I <sub>S</sub> =20A, V <sub>GS</sub> =0V	•	•	1.3	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>S</sub> =20A, V <sub>GS</sub> =0V,	ı	75	-	ns
$Q_{rr}$	Reverse Recovery Charge	dl/dt=100A/µs	-	125	-	nC

### Notes:

- 1. Pulse width limited by Max. junction temperature.
- 2.Pulse test
- 3. Surface mounted on 1 in<sup>2</sup> copper pad of FR4 board, t <10sec; 60°C/W at steady state.
- 4. Package limitation current is 100A.
- 5.Starting  $T_{j}\text{=}25^{\circ}\text{C}$  ,  $V_{DD}\text{=}50\text{V}$  , L=0.1mH ,  $R_{G}\text{=}25\,\Omega$  ,  $V_{GS}\text{=}10\text{V}$

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT, AUTOMOTIVE OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

XSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

XSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.






Fig 1. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 5. Forward Characteristic of Reverse Diode




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 6. Gate Threshold Voltage v.s. Junction Temperature






Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Drain Current v.s. Case Temperature




Fig 12. Transfer Characteristics







Fig 13. Typ. Drain-Source on State Resistance



 $\label{eq:bydef} \textbf{Fig 15. Normalized BV}_{DSS} \ \ \textbf{v.s. Junction} \\ \textbf{Temperature}$ 





Fig 14. Total Power Dissipation




## **MARKING INFORMATION**




WW: Week SSS: Sequence



## Package Outline: PMPAK 5x6X



BACKSIDE VIEW



SYMBOLS	Millimeters			
	MIN	NOM	MAX	
A	0.95	1.10	1.20	
b	0.30	0.40	0.51	
С	0.15	0.25	0.35	
D1	4.90	5.20	5.40	
D2	3.70	4.10	4.25	
Е	5.95	6.15	6.35	
E1 (Ref.)	5.66	5.86	6.10	
E2 (Ref.)	3.52	3.72	3.92	
e	1.27BSC			
Н	0.40	0.50	0.71	
L	0.30	0.60	0.71	
L1	0.03	_	0.22	
α(Ref.)	0 °	-	12 °	

- 1.All dimension are in millimeters.
- 2.Dimension does not include burrs and mold flash/protrusions.
- 3. The outline schematic is not to scale and slightly different from the actual product appearance.

Draw No. M1-XT-8-EFTI-G-v02



# PMPAK 5x6X FOOTPRINT:

