

MOSFET

OptiMOS[™] 5 Power-Transistor, 100 V

Features

- Ideal for high frequency switching and sync. rec.
- N-channel, normal levelOptimized for FOM_{OSS}
- Very low on-resistance R_{DS(on)}


- 175°C operating temperature
 Pb-free lead plating; RoHS compliant
 Halogen-free according to IEC61249-2-21

Product validation

Fully qualified according to JEDEC for Industrial Applications

Table 1 **Key Performance Parameters**

Parameter	Value	Unit
V _{DS}	100	V
R _{DS(on),max}	1.83	mΩ
I _D	205	A
Qoss	213	nC
Q _G	168	nC











Type / Ordering Code	Package	Marking	Related Links
IPP018N10N5	PG-TO220-3	018N10N5	-

OptiMOS[™] 5 Power-Transistor, 100 V



Table of Contents

Description	. 1
Maximum ratings	3
Thermal characteristics	. 3
Electrical characteristics	4
Electrical characteristics diagrams	6
Package Outlines	10
Revision History	11
Trademarks	11
Disclaimer	11

OptiMOS[™] 5 Power-Transistor, 100 V IPP018N10N5



1 Maximum ratings at T_A =25 °C, unless otherwise specified

Table 2 **Maximum ratings**

Darameter	Cumbal	Values					
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Continuous drain current ¹⁾	ntinuous drain current ¹⁾ I_D I		V_{GS} =10 V, T_{C} =25 °C V_{GS} =10 V, T_{C} =100 °C V_{GS} =10V, T_{A} =25°C, R_{thJA} =40°C/W ²⁾				
Pulsed drain current ³⁾	I _{D,pulse}	-	-	820	Α	<i>T</i> _C =25 °C	
Avalanche energy, single pulse ⁴⁾	E _{AS}	-	-	1166	mJ	$I_{\rm D}$ =100 A, $R_{\rm GS}$ =25 Ω	
Gate source voltage	V _{GS}	-20	-	20	V	-	
Power dissipation	P _{tot}	-	-	375 3.8	W	T _C =25 °C T _A =25 °C, R _{thJA} =40 °C/W ²⁾	
Operating and storage temperature	T _j , T _{stg}	-55	-	175	°C	IEC climatic category; DIN IEC 68-1 55/175/56	

2 Thermal characteristics

Table 3 Thermal characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
Parameter	Symbol Min. Typ. Max.	Max.	Note / Test Condition			
Thermal resistance, junction - case	R _{thJC}	-	0.3	0.4	°C/W	-
Thermal resistance, junction - ambient, 6 cm² cooling area²)		-	-	40	°C/W	-
Thermal resistance, junction - ambient, minimal footprint	R _{thJA}	_	-	62	°C/W	-

¹⁾ Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature as specified. For other case temperatures please refer to Diagram 2. De-rating will be required based on the actual environmental conditions. $^{2)}$ Device on 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm 2 (one layer, 70 μ m thick) copper area for drain

connection. PCB is vertical in still air.

3) See Diagram 3 for more detailed information

⁴⁾ See Diagram 13 for more detailed information

OptiMOS[™] 5 Power-Transistor, 100 V IPP018N10N5



Electrical characteristics

at T_j =25 °C, unless otherwise specified

Table 4 **Static characteristics**

Barranatan	0	Values					
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Drain-source breakdown voltage	V _{(BR)DSS}	100	-	-	V	V _{GS} =0 V, I _D =1 mA	
Gate threshold voltage	$V_{\rm GS(th)}$	2.2	3.0	3.8	V	V _{DS} =V _{GS} , I _D =270 μA	
Zero gate voltage drain current	I _{DSS}	-	0.1 10	7.0 100	μΑ	V _{DS} =100 V, V _{GS} =0 V, T _j =25 °C V _{DS} =100 V, V _{GS} =0 V, T _j =125 °C	
Gate-source leakage current	I _{GSS}	-	1.0	100	nA	V _{GS} =20 V, V _{DS} =0 V	
Drain-source on-state resistance ¹⁾	R _{DS(on)}	-	1.7 2.0	1.83 2.2	mΩ	V _{GS} =10 V, I _D =100 A V _{GS} =6 V, I _D =50 A	
Gate resistance ²⁾	R _G	-	1.3	2.0	Ω	-	
Transconductance	g fs	130	260	-	S	<i>V</i> _{DS} ≥2 <i>I</i> _D <i>R</i> _{DS(on)max} , <i>I</i> _D =100 A	

Dynamic characteristics Table 5

Devementor	Complete	Values			11	Nata / Tank Oam dition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Input capacitance ²⁾	C _{iss}	-	12000	16000	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz	
Output capacitance ²⁾	Coss	-	1800	2300	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz	
Reverse transfer capacitance ²⁾	C _{rss}	-	80	140	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz	
Turn-on delay time	$t_{\sf d(on)}$	-	33	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 Ω	
Rise time	t _r	-	26	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 Ω	
Turn-off delay time	$t_{ m d(off)}$	-	77	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 Ω	
Fall time	t _f	-	29	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 Ω	

Gate charge characteristics³⁾ Table 6

Parameter	Cymbal	Values			11	Note / Took Condition	
	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Gate to source charge	Q _{gs}	-	53	-	nC	V_{DD} =50 V, I_{D} =100 A, V_{GS} =0 to 10 V	
Gate charge at threshold	Q _{g(th)}	-	36	-	nC	V_{DD} =50 V, I_{D} =100 A, V_{GS} =0 to 10 V	
Gate to drain charge ²⁾	Q _{gd}	-	34	51	nC	V_{DD} =50 V, I_{D} =100 A, V_{GS} =0 to 10 V	
Switching charge	Q _{sw}	-	51	-	nC	V _{DD} =50 V, I _D =100 A, V _{GS} =0 to 10 V	
Gate charge total ²⁾	Q_g	-	168	210	nC	V_{DD} =50 V, I_{D} =100 A, V_{GS} =0 to 10 V	
Gate plateau voltage	V _{plateau}	-	4.5	-	V	V_{DD} =50 V, I_{D} =100 A, V_{GS} =0 to 10 V	
Output charge ²⁾	Qoss	-	213	283	nC	V _{DS} =50 V, V _{GS} =0 V	

¹⁾ R_{DS(on)} is specified at a distance of 1.8 mm to the package body; mounting at a larger distance increases the overall package resistance of approximately 0.04 mOhm/mm per leg
²⁾ Defined by design. Not subject to production test.
³⁾ See "Gate charge waveforms" for parameter definition

OptiMOSTM 5 Power-Transistor, 100 V





Table 7 Reverse diode

Dougraphou	Cumbal		Values			Nata / Tank Operation	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Diode continuous forward current	Is	-	-	205	Α	T _C =25 °C	
Diode pulse current I _{S,pt}		-	-	820	Α	T _C =25 °C	
Diode forward voltage	V _{SD}	-	0.89	1.0	V	V _{GS} =0 V, I _F =100 A, T _j =25 °C	
Reverse recovery time ¹⁾	<i>t</i> _{rr}	-	99	198	ns	V _R =50 V, I _F =100 A, d <i>i</i> _F /d <i>t</i> =100 A/μs	
Reverse recovery charge ¹⁾ Q _{rr}		-	287	574	nC	V _R =50 V, I _F =100 A, d <i>i</i> _F /d <i>t</i> =100 A/μs	





4 Electrical characteristics diagrams






























5 Package Outlines



DIM	MILLIM	ETERS	INCH	IES	
DIM	MIN	MAX	MIN	MAX	
Α	4.30	4.57	0.169	0.180	
A1	1.17	1.40	0.046	0.055	
A2	2.15	2.72	0.085	0.107	
b	0.65	0.86	0.026	0.034	
b1	0.95	1.40	0.037	0.055	
b2	0.95	1.15	0.037	0.045	
b3	0.65	1.15	0.026	0.045	
С	0.33	0.60	0.013	0.024	
D	14.81	15.95	0.583	0.628	
D1	8.51	9.45	0.335	0.372	
D2	12.19	13.10	0.480	0.516	
E	9.70	10.36	0.382	0.408	
E1	6.50	8.60	0.256	0.339	
е	2.5	54	0.100		
e1	5.0	08	0.200		
N		3	3	3	
H1	5.90	6.90	0.232	0.272	
L	13.00	14.00	0.512	0.551	
L1	-	4.80	-	0.189	
øΡ	3.60	3.89	0.142	0.153	
Q	2.60	3.00	0.102	0.118	




Figure 1 Outline PG-TO220-3, dimensions in mm/inches

OptiMOS[™] 5 Power-Transistor, 100 V IPP018N10N5



Revision History

IPP018N10N5

Revision: 2022-03-28, Rev. 2.1

Previous Revision

Fievious Revision						
Revision	Date	Subjects (major changes since last revision)				
2.0	2022-02-16	Release of final version				
2.1	2022-03-28	Update Rds(on) max at Vgs=10V				

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2022 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.