

MOSFET

OptiMOS[™] 5 Power-Transistor, 80 V


Features


- Ideal for high frequency switching and sync. rec.
 Excellent gate charge x R_{DS(on)} product (FOM)
 Very low on-resistance R_{DS(on)}
 N-channel, normal level

- 100% avalanche tested
- Pb-free plating; RoHS compliant
 Qualified according to JEDEC¹⁾ for target applications
 Halogen-free according to IEC61249-2-21



Parameter	Value	Unit
$V_{ extsf{DS}}$	80	V
R _{DS(on),max}	2.9	mΩ
I _D	169	A
Q _{oss}	83	nC
Q _G (0V10V)	70	nC











Type / Ordering Code	Package	Marking	Related Links
IPT029N08N5	PG-HSOF-8	029N08N5	-

OptiMOS[™] 5 Power-Transistor, 80 V



Table of Contents

Description	1
Maximum ratings	3
Thermal characteristics	3
Electrical characteristics	4
Electrical characteristics diagrams	6
Package Outlines	0
Revision History	1
Trademarks 1	1
Disclaimer	1

OptiMOS[™] 5 Power-Transistor, 80 V . IPT029N08N5



1 Maximum ratings at T_A =25 °C, unless otherwise specified

Table 2 Maximum ratings

Danamatan	Or week all	Values			11	Note / Tool Constitute
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Continuous drain current	I _D	- - -	-	169 120 52	A	$V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C $V_{\rm GS}$ =10 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =10 V, $T_{\rm A}$ =25 °C, $R_{\rm thJA}$ =40 K/W ¹⁾
Pulsed drain current ²⁾	I _{D,pulse}	-	-	676	Α	<i>T</i> _C =25 °C
Avalanche energy, single pulse ³⁾	E AS	-	-	124	mJ	I _D =150 A, R _{GS} =25 Ω
Gate source voltage	V _{GS}	-20	-	20	V	-
Power dissipation	P _{tot}	-	-	167	W	<i>T</i> _C =25 °C
Operating and storage temperature	T _j , T _{stg}	-55	-	175	°C	IEC climatic category; DIN IEC 68-1: 55/175/56

2 Thermal characteristics

Table 3 Thermal characteristics

Damamatan	Cumbal	Values			Unit	Note / Test Condition
Parameter	Symbol	Min.	Тур.	Max.	Ullit	Note / Test Condition
Thermal resistance, junction - case	R _{thJC}	-	-	0.9	K/W	-
Device on PCB, minimal footprint	R_{thJA}	-	-	62	K/W	-
Device on PCB, 6 cm² cooling area ¹⁾	R _{thJA}	-	-	40	K/W	-

 $^{^{1)}}$ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 µm thick) copper area for drain connection. PCB is vertical in still air. $^{2)}$ See Diagram 3 for more detailed information $^{3)}$ See Diagram 13 for more detailed information



3 Electrical characteristics

Table 4 Static characteristics

Parameter.	Values						
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Drain-source breakdown voltage	V _{(BR)DSS}	80	-	-	V	V _{GS} =0 V, I _D =1 mA	
Gate threshold voltage	$V_{\rm GS(th)}$	2.2	3.0	3.8	V	$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 108 \ \mu {\rm A}$	
Zero gate voltage drain current	I _{DSS}	-	0.1 10	1 100	μΑ	V _{DS} =80 V, V _{GS} =0 V, T _j =25 °C V _{DS} =80 V, V _{GS} =0 V, T _j =125 °C	
Gate-source leakage current	I _{GSS}	-	10	100	nA	V _{GS} =20 V, V _{DS} =0 V	
Drain-source on-state resistance	R _{DS(on)}	-	2.5 3.4	2.9 4.0	mΩ	V _{GS} =10 V, I _D =150 A V _{GS} =6 V, I _D =75 A	
Gate resistance ¹⁾	R _G	-	1.5	2.25	Ω	-	
Transconductance	g fs	75	150	-	S	$ V_{DS} > 2 I_D R_{DS(on)max}, I_D = 100 A$	

Table 5 Dynamic characteristics¹⁾

Davamatav	Sumb al		Values			
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Input capacitance	C _{iss}	-	4900	6500	pF	V _{GS} =0 V, V _{DS} =40 V, <i>f</i> =1 MHz
Output capacitance	Coss	-	790	1100	pF	V _{GS} =0 V, V _{DS} =40 V, <i>f</i> =1 MHz
Reverse transfer capacitance	C _{rss}	-	36	63	pF	V _{GS} =0 V, V _{DS} =40 V, <i>f</i> =1 MHz
Turn-on delay time	$t_{ m d(on)}$	-	20	-	ns	$V_{\rm DD}$ =40 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.8 Ω
Rise time	t _r	-	12	-	ns	$V_{\rm DD}$ =40 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.8 Ω
Turn-off delay time	$t_{ m d(off)}$	-	42	-	ns	$V_{\rm DD}$ =40 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.8 Ω
Fall time	t _f	-	13	-	ns	$V_{\rm DD}$ =40 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.8 Ω

Table 6 Gate charge characteristics²⁾

Cymhal	Values			Unit	Note / Test Condition
Symbol	Min.	Тур.	Max.	Ullit	Note / Test Condition
Q _{gs}	-	24	-	nC	V_{DD} =40 V, I_{D} =100 A, V_{GS} =0 to 10 V
$Q_{g(th)}$	-	15	-	nC	$V_{\rm DD}$ =40 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V
Q _{gd}	-	15	22.8	nC	$V_{\rm DD}$ =40 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V
Q _{sw}	-	24	-	nC	$V_{\rm DD}$ =40 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V
Qg	-	70	87	nC	$V_{\rm DD}$ =40 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V
V _{plateau}	-	4.9	-	V	$V_{\rm DD}$ =40 V, $I_{\rm D}$ =100 A, $V_{\rm GS}$ =0 to 10 V
Q _{g(sync)}	-	60	-	nC	V _{DS} =0.1 V, V _{GS} =0 to 10 V
Qoss	-	83	110	nC	V _{DD} =40 V, V _{GS} =0 V
	$Q_{ m gs}$ $Q_{ m g(th)}$ $Q_{ m gd}$ $Q_{ m sw}$ $Q_{ m g}$ $V_{ m plateau}$ $Q_{ m g(sync)}$	$\begin{array}{c cccc} \textbf{Min.} \\ Q_{gs} & - \\ Q_{g(th)} & - \\ Q_{gd} & - \\ Q_{sw} & - \\ Q_{g} & - \\ V_{plateau} & - \\ Q_{g(sync)} & - \\ \end{array}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

 $^{^{1)}}$ Defined by design. Not subject to production test. $^{2)}$ See "Gate charge waveforms" for parameter definition

OptiMOS[™] 5 Power-Transistor, 80 V IPT029N08N5





Table 7 Reverse diode

Devementar	Symbol	Values			11	Nata / Tast Candition
Parameter		Min.	Тур.	Max.	Unit	Note / Test Condition
Diode continuous forward current	Is	-	-	139	Α	T _C =25 °C
Diode pulse current	I _{S,pulse}	-	-	676	Α	T _C =25 °C
Diode forward voltage	V _{SD}	-	0.92	1.2	V	V _{GS} =0 V, I _F =100 A, T _j =25 °C
Reverse recovery time ¹⁾	t _{rr}	-	84	168	ns	V _R =40 V, I _F =100A, di _F /dt=100 A/μs
Reverse recovery charge ¹⁾	Qrr	-	175	350	nC	V _R =40 V, I _F =100A, d <i>i</i> _F /d <i>t</i> =100 A/μs





4 Electrical characteristics diagrams





























5 Package Outlines




Figure 1 Outline PG-HSOF-8

OptiMOS[™] 5 Power-Transistor, 80 V



Revision History

IPT029N08N5

Revision: 2016-01-22, Rev. 2.0

Previous Revision

Revision	Date	Subjects (major changes since last revision)
2.0	2016-01-22	Release of final version

Trademarks of Infineon Technologies AG

AURIX™, C166™, CanPAK™, CIPOS™, CoolGan™, CoolMOS™, CoolSet™, CoolSic™, Corecontrol™, Crossave™, Dave™, Di-Pol™, DrBlade™, EasyPIM™, EconoBRIDGe™, EconoPual™, EconoPid™, EconoPid™, EiceDRIVER™, eupec™, FCOS™, HITFET™, HybridPack™, Infineon™, ISOFace™, IsoPack™, i-Wafer™, MIPAQ™, ModStack™, my-d™, NovalithIc™, OmniTune™, OPTIGa™, OptiMos™, ORIGa™, Powercode™, PRIMARION™, PrimePack™, PrimeStack™, Profet™, Prof-sil™, Rasic™, Real3™, Reversave™, Satric™, Sieget™, SipMos™, SmartLewis™, Solid Flash™, Spoc™, Tempfet™, thinq!™, Trenchstop™, TriCore™.

Trademarks updated August 2015

Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2015 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.