

MOSFET

OptiMOS[™] 5 Power-Transistor, 100 V


Features


- Ideal for high frequency switching and sync. rec.
 Excellent gate charge x R_{DS(on)} product (FOM)
 Very low on-resistance R_{DS(on)}
 N-channel, normal level

- 100% avalanche tested
- Pb-free plating; RoHS compliant
 Qualified according to JEDEC¹⁾ for target applications
 Halogen-free according to IEC61249-2-21



Parameter	Value	Unit
$V_{ extsf{DS}}$	100	V
R _{DS(on),max}	2.7	mΩ
I _D	166	A
Q _{oss}	142	nC
Q _G (0V10V)	112	nC











Type / Ordering Code	Package	Marking	Related Links
IPB027N10N5	PG-TO 263-3	027N10N5	-

OptiMOS[™] 5 Power-Transistor, 100 V



Table of Contents

Description	1
Maximum ratings	3
Thermal characteristics	3
Electrical characteristics	4
Electrical characteristics diagrams	6
Package Outlines	0
Revision History	1
Trademarks 1	1
Disclaimer	1

OptiMOS[™] 5 Power-Transistor, 100 V . IPB027N10N5



1 Maximum ratings at T_A =25 °C, unless otherwise specified

Table 2 **Maximum ratings**

Davamatav	Cumb al	Values			11!4	Note / Took Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Continuous drain current	I _D	-	-	166 127	А	T _C =25 °C T _C =100 °C	
Pulsed drain current ¹⁾	I _{D,pulse}	-	-	664	Α	<i>T</i> _C =25 °C	
Avalanche energy, single pulse ²⁾	E AS	-	-	502	mJ	$I_{\rm D}$ =100 A, $R_{\rm GS}$ =25 Ω	
Gate source voltage	V _{GS}	-20	-	20	V	-	
Power dissipation	P _{tot}	-	-	250	W	<i>T</i> _C =25 °C	
Operating and storage temperature	T _j , T _{stg}	-55	-	175	°C	IEC climatic category; DIN IEC 68-1: 55/175/56	

Thermal characteristics 2

Thermal characteristics Table 3

Downwater	Cumbal	Values			11:4	Note / Took Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Thermal resistance, junction - case	R _{thJC}	-	0.4	0.6	K/W	-	
Thermal resistance, junction - ambient, minimal footprint	R _{thJA}	_	-	62	K/W	-	
Thermal resistance, junction - ambient, 6 cm ² cooling area ³⁾	R _{thJA}	_	-	40	K/W	-	
Soldering temperature, wave and reflow soldering are allowed	T_{sold}	-	-	260	°C	reflow MSL1	

 $^{^{1)}}$ See Diagram 3 $^{2)}$ See Diagram 13 $^{3)}$ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 μm thick) copper area for drain connection. PCB is vertical in still air.



3 Electrical characteristics

Table 4 Static characteristics

D	0	Values					
Parameter	Symbol	Min.	Min. Typ. Max.		Unit	Note / Test Condition	
Drain-source breakdown voltage	V _{(BR)DSS}	100	-	-	V	V _{GS} =0 V, I _D =1 mA	
Gate threshold voltage	$V_{\rm GS(th)}$	2.2	3.0	3.8	V	$V_{\rm DS}=V_{\rm GS},\ I_{\rm D}=184\ \mu {\rm A}$	
Zero gate voltage drain current	I _{DSS}	-	0.1 10	5 100	μΑ	V _{DS} =100 V, V _{GS} =0 V, T _j =25 °C V _{DS} =100 V, V _{GS} =0 V, T _j =125 °C	
Gate-source leakage current	I _{GSS}	-	1	100	nA	V _{GS} =20 V, V _{DS} =0 V	
Drain-source on-state resistance	R _{DS(on)}	-	2.4 2.8	2.7 3.5	mΩ	V _{GS} =10 V, I _D =100 A V _{GS} =6 V, I _D =50 A	
Gate resistance ¹⁾	R _G	-	1.2	1.8	Ω	-	
Transconductance	g fs	102	204	-	S	$ V_{DS} > 2 I_D R_{DS(on)max}, I_D = 100 A$	

Table 5 Dynamic characteristics¹⁾

Davamatav	Syran had		Values	3			
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Input capacitance	C _{iss}	-	7920	10300	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz	
Output capacitance	Coss	-	1210	1570	pF	V _{GS} =0 V, V _{DS} =50 V, <i>f</i> =1 MHz	
Reverse transfer capacitance	C _{rss}	-	53	93	pF	V _{GS} =0 V, V _{DS} =50 V, <i>f</i> =1 MHz	
Turn-on delay time	$t_{ m d(on)}$	-	26	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 Ω	
Rise time	t _r	-	15	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 Ω	
Turn-off delay time	$t_{ m d(off)}$	-	52	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 Ω	
Fall time	t _f	-	17	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 Ω	

Table 6 Gate charge characteristics²⁾

Parameter	Symbol	Values			Unit	Note / Test Condition	
Parameter	Symbol	Min.	Тур.	Max.	Ullit	Note / Test Condition	
Gate to source charge	Q_{gs}	-	37	-	nC	V_{DD} =50 V, I_{D} =100 A, V_{GS} =0 to 10 V	
Gate to drain charge ¹⁾	$Q_{ m gd}$	-	23	34	nC	V_{DD} =50 V, I_{D} =100 A, V_{GS} =0 to 10 V	
Switching charge	Q _{sw}	-	36	-	nC	V_{DD} =50 V, I_{D} =100 A, V_{GS} =0 to 10 V	
Gate charge total ¹⁾	Qg	-	112	139	nC	V_{DD} =50 V, I_{D} =100 A, V_{GS} =0 to 10 V	
Gate plateau voltage	V _{plateau}	-	4.6	-	V	V_{DD} =50 V, I_{D} =100 A, V_{GS} =0 to 10 V	
Output charge ¹⁾	Qoss	-	142	189	nC	V _{DD} =50 V, V _{GS} =0 V	

 $^{^{1)}}$ Defined by design. Not subject to production test. $^{2)}$ See "Gate charge waveforms" for parameter definition

OptiMOS[™] 5 Power-Transistor, 100 V





Table 7 Reverse diode

Donomotor	Symbol		Values			Nata / Tant Candition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Diode continous forward current	Is	-	-	148	Α	<i>T</i> _C =25 °C	
Diode pulse current	I _{S,pulse}	-	-	664	Α	<i>T</i> _C =25 °C	
Diode forward voltage	V _{SD}	-	0.92	1.2	V	V _{GS} =0 V, I _F =100 A, T _j =25 °C	
Reverse recovery time ¹⁾	t _{rr}	-	74	148	ns	V_R =50 V, I_F =100, d I_F /d t =100 A/ μ s	
Reverse recovery charge ¹⁾	Qrr	-	166	332	nC	V _R =50 V, I _F =100, di _F /dt=100 A/μs	





4 Electrical characteristics diagrams































5 Package Outlines





DIM	MILLIN	METERS	INCI	HES		
DIM	MIN	MAX	MIN	MAX		
Α	4.30	4.57	0.169	0.180		
A1	0.00	0.25	0.000	0.010		
b	0.65	0.85	0.026	0.033		
b2	0.95	1.15	0.037	0.045		
С	0.33	0.65	0.013	0.026		
c2	1.17	1.40	0.046	0.055		
D	8.51	9.45	0.335	0.372		
D1	7.10	7.90	0.280	0.311		
E	9.80	10.31	0.386	0.406		
E1	6.50	8.60	0.256	0.339		
е	2.	54	0.100			
e1	5.	08	0.200			
N		2	2			
Н	14.61	15.88	0.575	0.625		
L	2.29	3.00	0.090	0.118		
L1	0.70	1.60	0.028	0.063		
L2	1.00	1.78	0.039	0.070		
F1	16.05	16.25	0.632	0.640		
F2	9.30	9.50	0.366	0.374		
F3	4.50	4.70	0.177	0.185		
F4	10.70	10.90	0.421	0.429		
F5	3.65	3.85	0.144	0.152		
F6	1.25	1.45	0.049	0.057		




Figure 1 Outline PG-TO 263-3, dimensions in mm/inches

OptiMOS[™] 5 Power-Transistor, 100 V



Revision History

IPB027N10N5

Revision: 2017-07-11, Rev. 2.4

Previous Revision

Revision	Date	Subjects (major changes since last revision)
2.0	2014-12-17	Release of final version
2.1	2015-01-30	Reduce active area by 0.7%
2.2	2016-07-20	Update SOA Diagram
2.3	2016-10-03	Update Avalanche Energy
2.4	2017-07-11	Update product current

Trademarks of Infineon Technologies AG

AURIX™, C166™, CanPAK™, CIPOS™, CoolGan™, CoolMOS™, CoolSet™, CoolSic™, Corecontrol™, Crossave™, Dave™, Di-Pol™, DrBlade™, EasyPIM™, EconoBRIDGe™, EconoPual™, EconoPid™, EconoPid™, EiceDRIVER™, eupec™, FCOS™, HITFET™, HybridPack™, Infineon™, ISOFace™, IsoPack™, i-Wafer™, MIPAQ™, ModStack™, my-d™, NovalithIc™, OmniTune™, OPTIGa™, OptiMos™, ORIGa™, Powercode™, PRIMARION™, PrimePack™, PrimeStack™, Profet™, Prof-sil™, Rasic™, Real3™, Reversave™, Satric™, Sieget™, SipMos™, SmartLewis™, Solid Flash™, Spoc™, Tempfet™, thinq!™, Trenchstop™, TriCore™.

Trademarks updated August 2015

Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: **erratum@infineon.com**

Published by Infineon Technologies AG 81726 München, Germany © 2017 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.