

# MOSFET - Power, Single N-Channel, STD Gate, SO8FL

80 V, 6.2 mΩ, 71 A

# **NVMFWS6D2N08X**

#### **Features**

- Low Q<sub>RR</sub>, Soft Recovery Body Diode
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

## **Applications**

- Synchronous Rectification (SR) in DC-DC and AC-DC
- Primary Switch in Isolated DC-DC Converter
- Motor Drives
- Automotive 48 V System


#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise stated)

Parameter	Symbol	Value	Unit	
Drain-to-Source Voltage		$V_{DSS}$	80	V
Gate-to-Source Voltage	DC	V <sub>GS</sub>	±20	V
Continuous Drain Current	T <sub>C</sub> = 25°C	I <sub>D</sub>	71	Α
(Note 1)	T <sub>C</sub> = 100°C		50	
Power Dissipation (Note 1)	T <sub>C</sub> = 25°C	$P_{D}$	68	W
Pulsed Drain Current	T <sub>C</sub> = 25°C,	I <sub>DM</sub>	265	Α
Pulsed Source Current (Body Diode)	t <sub>p</sub> = 100 μs	I <sub>SM</sub>	265	Α
Operating Junction and Storage Range	T <sub>J</sub> , T <sub>STG</sub>	-55 to +175	°C	
Source Current (Body Diode)		I <sub>S</sub>	102	Α
Single Pulse Avalanche Energy (Note 3) (I <sub>PK</sub> = 28 A)		E <sub>AS</sub>	39	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		$T_L$	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- Actual continuous current will be limited by thermal and electromechanical application board design.
- 3.  $E_{AS}$  of 39 mJ is based on started  $T_J$  = 25°C,  $I_{AS}$  = 28 A,  $V_{DD}$  = 64 V,  $V_{GS}$  = 10 V, 100% avalanche tested

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX	
80 V	6.2 mΩ @ 10 V	71 A	



**N-CHANNEL MOSFET** 



DFNW5 (SO-8FL) CASE 507BA

6D2N8W AYWZZ

6D2N8W = Specific Device Code

A = Assembly Location

Y = Year W = Work Week

ZZ = Assembly Lot Code

#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information on page 5 of this data sheet.

#### THERMAL CHARACTERISTICS

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-Case (Note 5)	$R_{ heta JC}$	2.22	°C/W
Thermal Resistance, Junction-to-Ambient (Notes 4, 5)	$R_{\theta JA}$	39	

<sup>4.</sup> Surface-mounted on FR4 board using 1 in $^2$ , 1 oz Cu pad.


# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	80			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	$\Delta V_{(BR)DSS}/ \Delta T_J$	I <sub>D</sub> = 1 mA. Referenced to 25°C		31.7		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 40 V, T <sub>J</sub> = 25°C			1	μΑ
		V <sub>DS</sub> = 40 V, T <sub>J</sub> = 125°C			250	1
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V			100	nA
ON CHARACTERISTICS						
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 15 A		5.4	6.2	mΩ
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D = 75 \mu A$	2.4		3.6	V
Gate Threshold Voltage Temperature Coefficient	$\Delta V_{GS(TH)}/ \Delta T_J$	$V_{GS} = V_{DS}$ , $I_D = 75 \mu A$		-7.5		mV/°C
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 15 A		48		S
CHARGES, CAPACITANCES & GATE RE	SISTANCE					
Input Capacitance	C <sub>ISS</sub>			1330		pF
Output Capacitance	C <sub>OSS</sub>			390		1
Reverse Transfer Capacitance	C <sub>RSS</sub>	$V_{GS} = 0 \text{ V}, V_{DS} = 40 \text{ V}, f = 1 \text{ MHz}$		6		1
Output Charge	Q <sub>OSS</sub>			28		1
Total Gate Charge	Q <sub>G(TOT)</sub>			19		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>			4		1
Gate-to-Source Charge	Q <sub>GS</sub>	$V_{GS} = 10 \text{ V}, V_{DD} = 40 \text{ V}; I_D = 15 \text{ A}$		6		1
Gate-to-Drain Charge	Q <sub>GD</sub>			3.0		
Gate Plateau Voltage	V <sub>GP</sub>			4.7		V
Gate Resistance	R <sub>G</sub>	f = 1 MHz 1.5		1.5		Ω
SWITCHING CHARACTERISTICS						
Turn-On Delay Time	t <sub>d(ON)</sub>			16		ns
Rise Time	t <sub>r</sub>	Resistive Load,		6		1
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$V_{GS} = 0/10 \text{ V}, V_{DD} = 64 \text{ V},$ $I_D = 15 \text{ A}, R_G = 2.5 \Omega$		24		1
Fall Time	t <sub>f</sub>	-		5		
SOURCE-TO-DRAIN DIODE CHARACTE	RISTICS					
Forward Diode Voltage	V <sub>SD</sub>	$V_{GS} = 0 \text{ V}, I_S = 15 \text{ A}, T_J = 25^{\circ}\text{C}$		0.82	1.2	V
		V <sub>GS</sub> = 0 V, I <sub>S</sub> = 15 A, T <sub>J</sub> = 125°C		0.66		1
Reverse Recovery Time	t <sub>RR</sub>			18		ns
Charge Time	t <sub>a</sub>	V <sub>GS</sub> = 0 V, dl/dt = 1000 A/μs,		9		1
Discharge Time	t <sub>b</sub>	$I_S = 15 \text{ A}, V_{DD} = 64 \text{ V}$		9		1
Reverse Recovery Charge	Q <sub>RR</sub>			88		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

<sup>5.</sup>  $R_{\theta JA}$  is determined by the user's board design.


#### **TYPICAL CHARACTERISTICS**



300 V<sub>DS</sub>=5V
250
250
150
150
T<sub>J</sub>=-55°C
T<sub>J</sub>=25°C
T<sub>J</sub>=175°C
T<sub>J</sub>=175°C
V<sub>GS</sub>, Gate to Source Voltage (V)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate Voltage

Figure 4. On-Resistance vs. Drain Current







Figure 5. Normalized ON Resistance vs. Junction Temperature

Figure 6. Drain Leakage Current vs. Drain Voltage

# TYPICAL CHARACTERISTICS (continued)


I<sub>D</sub>=15A



Source Note and Source (Source (Source

Figure 7. Capacitance Characteristics

 $\label{eq:QG} \textbf{Q}_{G}, \, \textbf{Gate Charge (nC)}$  Figure 8. Gate Charge Characteristics







Figure 9. Resistive Switching Time Variation vs.
Gate Resistance

Figure 10. Diode Forward Characteristics






Figure 11. Safe Operating Area (SOA)

Figure 12. Avalanche Current vs. Pulse Time (UIS)

# TYPICAL CHARACTERISTICS (continued)




Figure 13. Gate Threshold Voltage vs. Junction Temperature

Figure 14. Maximum Current vs. Case Temperature




Figure 15. Transient Thermal Response

# **DEVICE ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
NVMFWS6D2N08XT1G	6D2N8W	DFNW5 (Pb-Free)	1500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





IDENTIFIER

// 0.10 C

△|0.10|C

(EXPOSED PAD)

#### DFNW5 4.90x5.90x1.00, 1.27P CASE 507BA **ISSUE B**

A


F1


В


**DATE 15 JUL 2024** 




- DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5M-2018.
- ALL DIMENSIONS ARE IN MILLIMETERS.
  DIMENSIONS D1 AND E1 D0 NOT INCLUDE MOLD FLASH,
- PROTRUSIONS, OR GATE BURRS.
  THIS PACKAGE CONTAINS WETTABLE FLANK DESIGN FEATURES TO AID IN FILLET FORMATION ON THE LEADS DURING MOUNTING.










**BOTTOM VIEW** 

TOP VIEW

DETAIL A



RECOMMENDED MOUNTING FOOTPRINT\* \*FOR ADDITIONAL INFORMATION ON OUR PD-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ONSEMI SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

### **GENERIC MARKING DIAGRAM\***



XXXXXX = Specific Device Code

= Assembly Location Α

Υ = Year

W = Work Week

(L2)

ZZ = Lot Traceability \*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON26450H	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DFNW5 4.90x5.90x1.00, 1.27P		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales