
HUF75545P3, HUF75545S3S


Data Sheet October 2013

N-Channel UltraFET Power MOSFET 80 V, 75 A, 10 m Ω

Packaging



Symbol



Features

- Ultra Low On-Resistance
- $r_{DS(ON)} = 0.010 \Omega V_{GS} = 10 V$
- · Simulation Models
 - Temperature Compensated PSPICE® and SABER™ Electrical Models
 - Spice and SABER Thermal Impedance Models
 - www.onsemi.com
- · Peak Current vs Pulse Width Curve
- UIS Rating Curve

Ordering Information

PART NUMBER	PACKAGE	BRAND
HUF75545P3	TO-220AB	75545P
HUF75545S3ST	TO-263AB	75545S

Absolute Maximum Ratings $T_C = 25^{\circ}C$, Unless Otherwise Specified

	HUF75545P3, HUF75545S3ST	UNITS
Drain to Source Voltage (Note 1)V _{DSS}	80	V
Drain to Gate Voltage ($R_{GS} = 20k\Omega$) (Note 1)	80	V
Gate to Source Voltage	±20	V
Drain Current		
Continuous (T_C = 25°C, V_{GS} = 10V) (Figure 2)	75	Α
Continuous ($T_C = 100^{\circ}$ C, $V_{GS} = 10V$) (Figure 2)	73	Α
Pulsed Drain Current	Figure 4	
Pulsed Avalanche Rating UIS	Figure 6	
Power Dissipation	270	W
Derate Above 25°C	1.8	W/oC
Operating and Storage Temperature	-55 to 175	οС
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10s	300	°C
Package Body for 10s, See Techbrief TB334T _{pkg}	260	°C
NOTES:		

1. $T_J = 25^{\circ}C$ to $150^{\circ}C$.

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

HUF75545P3, HUF75545S3S


Electrical Specifications $T_C = 25^{\circ}C$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST	CONDITIONS	MIN	TYP	MAX	UNITS
OFF STATE SPECIFICATIONS				•		Į.	
Drain to Source Breakdown Voltage	BV _{DSS}	I _D = 250μA, V _{GS} = 0V (Figure 11)		80	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 75V, V_{GS} = 0$	V	-	-	1	μА
		V _{DS} = 70V, V _{GS} = 0	V, T _C = 150 ^o C	-	-	250	μА
Gate to Source Leakage Current	I _{GSS}	V _{GS} = ±20V		-	-	±100	nA
ON STATE SPECIFICATIONS				<u> </u>	1	I	
Gate to Source Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{D} = 250$	μΑ (Figure 10)	2	-	4	V
Drain to Source On Resistance	r _{DS(ON)}	I _D = 75A, V _{GS} = 10V	(Figure 9)	-	0.0082	0.010	Ω
THERMAL SPECIFICATIONS	1						
Thermal Resistance Junction to Case	$R_{\theta JC}$	TO-220 and TO-263		-	-	0.55	oC/W
Thermal Resistance Junction to Ambient	$R_{\theta JA}$			-	-	62	°C/W
SWITCHING SPECIFICATIONS (VGS =	= 10V)	1				I.	
Turn-On Time	ton	V _{DD} = 40V, I _D = 75A		-	-	210	ns
Turn-On Delay Time	t _{d(ON)}	$V_{GS} = 10V$, $R_{GS} = 2.5\Omega$	$V_{GS} = 10V$, $R_{GS} = 2.5\Omega$		14	-	ns
Rise Time	t _r			-	125	-	ns
Turn-Off Delay Time	t _d (OFF)			-	40	-	ns
Fall Time	t _f			-	90	-	ns
Turn-Off Time	tOFF			-	-	195	ns
GATE CHARGE SPECIFICATIONS				<u> </u>	1	I	
Total Gate Charge	Q _{g(TOT)}	V _{GS} = 0V to 20V	V _{DD} = 40V,	-	195	235	nC
Gate Charge at 10V	Q _{g(10)}	V _{GS} = 0V to 10V	$I_D = 75A,$ $I_{g(REF)} = 1.0mA$ (Figure 13)	-	105	125	nC
Threshold Gate Charge	Q _{g(TH)}	V _{GS} = 0V to 2V		-	6.8	8.2	nC
Gate to Source Gate Charge	Q _{gs}				15	-	nC
Gate to Drain "Miller" Charge	Q _{gd}	1		-	43	-	nC
CAPACITANCE SPECIFICATIONS					•		,
Input Capacitance	C _{ISS}	$V_{DS} = 25V$, $V_{GS} = 0V$, f = 1MHz (Figure 12)		-	3750	-	pF
Output Capacitance	C _{OSS}			-	1100	-	pF
Reverse Transfer Capacitance	C _{RSS}			-	350	-	pF

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage	V_{SD}	I _{SD} = 75A	-	-	1.25	V
		I _{SD} = 35A	-	-	1.00	V
Reverse Recovery Time	t _{rr}	$I_{SD} = 75A$, $dI_{SD}/dt = 100A/\mu s$	-	-	100	ns
Reverse Recovered Charge	Q _{RR}	I _{SD} = 75A, dI _{SD} /dt = 100A/μs	-	-	300	nC

Typical Performance Curves



80 60 V_{GS} = 10V V_{GS} = 10V 175 T_C, CASE TEMPERATURE (°C)

FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE

FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE




FIGURE 4. PEAK CURRENT CAPABILITY

Typical Performance Curves (Continued)




FIGURE 5. FORWARD BIAS SAFE OPERATING AREA




FIGURE 7. TRANSFER CHARACTERISTICS





FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE



NOTE: Refer to ON Semiconductor Application Notes AN9321 and AN9322.

FIGURE 6. UNCLAMPED INDUCTIVE SWITCHING CAPABILITY




FIGURE 8. SATURATION CHARACTERISTICS





FIGURE 10. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE

Typical Performance Curves (Continued)







FIGURE 11. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE VS JUNCTION TEMPERATURE

FIGURE 12. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE



NOTE: Refer to ON Semiconductor Application Notes AN7254 and AN7260.

FIGURE 13. GATE CHARGE WAVEFORMS FOR CONSTANT GATE CURRENT

Test Circuits and Waveforms




FIGURE 14. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 15. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. GATE CHARGE TEST CIRCUIT




FIGURE 17. GATE CHARGE WAVEFORMS




FIGURE 18. SWITCHING TIME TEST CIRCUIT




FIGURE 19. SWITCHING TIME WAVEFORM

PSPICE Electrical Model

.SUBCKT HUF75545 2 1 3; rev 21 May 1999

CA 12 8 5.4e-9 CB 15 14 5.3e-9 CIN 6 8 3.4e-9

DBODY 7 5 DBODYMOD LDRAIN DBREAK 5 11 DBREAKMOD **DPLCAP** DRAIN **DPLCAP 10 5 DPLCAPMOD** 10 RLDRAIN ₹RSLC1 EBREAK 11 7 17 18 87.4 DBREAK EDS 14 8 5 8 1 51 RSLC2 EGS 13 8 6 8 1 **ESLC** ESG 6 10 6 8 1 11 EVTHRES 6 21 19 8 1 EVTEMP 20 6 18 22 1 50 17 18 DBODY RDRAIN **EBREAK ESG** IT 8 17 1 **EVTHRES** 16 21 19 8 **MWEAK** LDRAIN 2 5 1.0e-9 LGATE **EVTEMP** LGATE 1 9 5.1e-9 GATE RGATE 18 22 LSOURCE 3 7 4.4e-9 MMFD 20 MSTRO RLGATE MMED 16 6 8 8 MMEDMOD MSTRO 16 6 8 8 MSTROMOD **LSOURCE** CIN SOURCE MWEAK 16 21 8 8 MWEAKMOD 8 3 **RSOURCE** RBREAK 17 18 RBREAKMOD 1 RLSOURCE RDRAIN 50 16 RDRAINMOD 4.80e-3 O S2A RGATE 9 20 0.87 S₁A **RBREAK** RI DRAIN 2 5 10 14 13 13 15 17 18 **RLGATE 1 9 51** 8 RLSOURCE 3 7 44 S1B S2B RVTFMP RSLC1 5 51 RSLCMOD 1e-6 СВ 19 RSLC2 5 50 1e3 CA IT RSOURCE 8 7 RSOURCEMOD 1.6e-3 RVTHRES 22 8 RVTHRESMOD 1 **VBAT** <u>5</u> **RVTEMP 18 19 RVTEMPMOD 1 EGS EDS** 8 S1A 6 12 13 8 S1AMOD S1B 13 12 13 8 S1BMOD **RVTHRES** S2A 6 15 14 13 S2AMOD S2B 13 15 14 13 S2BMOD

VBAT 22 19 DC 1

ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*320),3))}

```
.MODEL DBODYMOD D (IS = 3.6e-12 RS = 2.1e-3 TRS1 = 1.5e-3 TRS2 = 5.1e-6 CJO = 4.6e-9 TT = 3.3e-8 M = 0.55)
.MODEL DBREAKMOD D (RS = 2.3e-1 TRS1 = 0 TRS2 = -1.8e-5)
.MODEL DPLCAPMOD D (CJO = 4.8e-9 IS = 1e-30 N = 10 VJ = 1 M = 0.8)
MODEL MMEDMOD NMOS (VTO = 3.04 KP = 6 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 0.87)
.MODEL MSTROMOD NMOS (VTO = 3.5 KP = 105 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u)
MODEL MWEAKMOD NMOS (VTO = 2.65 KP = 0.12 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 8.7 )
MODEL RBREAKMOD RES (TC1 = 1.3e-3 TC2 = -1e-6)
.MODEL RDRAINMOD RES (TC1 = 9e-3 TC2 = 2.8e-5)
.MODEL RSLCMOD RES (TC1 = 1.53e-3 TC2 = 2e-5)
.MODEL RSOURCEMOD RES (TC1 = 1e-3 TC2 = 1e-6)
.MODEL RVTHRESMOD RES (TC1 = -2.3e-3 TC2 = -1.2e-5)
.MODEL RVTEMPMOD RES (TC1 = -2.9e-3 TC2 = 5e-7)
.MODEL S1AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -5 VOFF= -3)
.MODEL S1BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -3 VOFF= -5)
.MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -1.5 VOFF= 0.5)
.MODEL S2BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 0.5 VOFF= -1.5)
```

.ENDS

NOTE: For further discussion of the PSPICE model, consult **A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options**; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.

SABER Electrical Model

```
REV 21 may 1999
```

```
template huf75545 n2,n1,n3
electrical n2,n1,n3
var i iscl
d..model dbodymod = (is = 3.6e-12, cjo = 4.6e-9, tt = 3.3e-8, m = 0.55)
d..model dbreakmod = ()
d..model dplcapmod = (cjo = 4.8e-9, is = 1e-30, vj=1.0, m = 0.8)
m..model mmedmod = (type=_n, vto = 3.04, kp = 6, is = 1e-30, tox = 1)
m..model mstrongmod = (type=_n, vto = 3.5, kp = 105, is = 1e-30, tox = 1)
m..model mweakmod = (type=_n, vto = 2.65, kp = 0.12, is = 1e-30, tox = 1)
                                                                                                                               LDRAIN
                                                                                 DPLCAP
sw_vcsp..model s1amod = (ron = 1e-5, roff = 0.1, von = -5, voff = -3)
                                                                                            5
                                                                                                                                          DRAIN
sw_vcsp..model s1bmod = (ron = 1e-5, roff = 0.1, von = -3, voff = -5)
                                                                             10
sw_vcsp..model s2amod = (ron = 1e-5, roff = 0.1, von = -1.5, voff = 0.5)
                                                                                                                              RLDRAIN
sw_vcsp..model s2bmod = (ron = 1e-5, roff = 0.1, von = 0.5, voff = -1.5)
                                                                                              RSLC1
                                                                                                          RDBREAK
                                                                                              51
                                                                               RSLC2
c.ca n12 n8 = 5.4e-9
                                                                                                                  72
                                                                                                                               RDBODY
c.cb n15 n14 = 5.3e-9
                                                                                                ISCL
c.cin n6 n8 = 3.4e-9
                                                                                                           DBREAK 
                                                                                              50
d.dbody n7 n71 = model=dbodymod
                                                                                                                             71
                                                                                              RDRAIN
                                                                            8
d.dbreak n72 n11 = model=dbreakmod
                                                                     ESG
                                                                                                                    11
d.dplcap n10 n5 = model=dplcapmod
                                                                                  EVTHRES
                                                                                              21
                                                                                     (\frac{19}{8})
                                                                                                             MWEAK
                                                                    EVTEMP
                                                  LGATE
i.it n8 n17 = 1
                                                                                                                            ▲ DBODY
                                                            RGATE
                                         GATE
                                                                                                              EBREA
                                                                                                    MMED
I.ldrain n2 n5 = 1e-9
                                                                   20
I.lgate n1 n9 = 5.1e-9
                                                                                            MSTR
                                                  RLGATE
I.Isource n3 n7 = 4.4e-9
                                                                                                                              LSOURCE
                                                                                        CIN
                                                                                                                                         SOURCE
                                                                                                  8
m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u
m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u
                                                                                                             RSOURCE
m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u
                                                                                                                             RLSOURCE
                                                                     S1A
                                                                                                                 RBREAK
res.rbreak n17 n18 = 1, tc1 = 1.3e-3, tc2 = -1e-6
                                                                                                             17
res.rdbody n71 n5 = 2.1e-3, tc1 = 1.5e-3, tc2 = 5.1e-6
res.rdbreak n72 n5 = 2.3e-1, tc1 = 0, tc2 = -1.8e-5
                                                                                                                            RVTEMP
res.rdrain n50 n16 = 4.8e-3, tc1 = 9e-3, tc2 = 2.8e-5
                                                                                       СВ
                                                                                                                            19
res.rgate n9 n20 = 0.87
                                                              CA
                                                                                                           и (
res.rldrain n2 n5 = 10
res.rlgate n1 n9 = 51
                                                                                                                              VBAT
                                                                        EGS
                                                                                    EDS
res.rlsource n3 n7 = 44
res.rslc1 n5 n51 = 1e-6, tc1 = 1.53e-3, tc2 = 2e-5
                                                                                                         8
res.rslc2 n5 n50 = 1e3
res.rsource n8 n7 = 1.6e-3, tc1 = 1e-3, tc2 = 1e-6
                                                                                                                 RVTHRES
res.rvtemp n18 n19 = 1, tc1 = -2.9e-3, tc2 = 5e-7
res.rvthres n22 n8 = 1, tc1 = -2.3e-3, tc2 = -1.2e-5
spe.ebreak n11 n7 n17 n18 = 87.4
spe.eds n14 n8 n5 n8 = 1
spe.egs n13 n8 n6 n8 = 1
spe.esg n6 n10 n6 n8 = 1
spe.evtemp n20 n6 n18 n22 = 1
spe.evthres n6 n21 n19 n8 = 1
sw_vcsp.s1a n6 n12 n13 n8 = model=s1amod
sw vcsp.s1b n13 n12 n13 n8 = model=s1bmod
sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod
sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod
v.vbat n22 n19 = dc=1
equations {
i (n51->n50) +=iscl
iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/320))**3))
```

SPICE Thermal Model

REV 21 May 1999

HUF75545T


CTHERM1 th 6 6.4e-3
CTHERM2 6 5 3.0e-2
CTHERM3 5 4 1.4e-2
CTHERM4 4 3 1.6e-2
CTHERM5 3 2 5.5e-2
CTHERM6 2 tl 1.5

RTHERM1 th 6 3.2e-3
RTHERM2 6 5 8.1e-3
RTHERM3 5 4 2.3e-2
RTHERM4 4 3 1.3e-1
RTHERM5 3 2 1.8e-1
RTHERM6 2 tl 3.8e-2

SABER Thermal Model

SABER thermal model HUF75545T

```
template thermal_model th tl thermal_c th, tl \{ ctherm.ctherm1 th 6=6.4e-3 ctherm.ctherm2 6.5=3.0e-2 ctherm.ctherm3 5.4=1.4e-2 ctherm.ctherm4 4.3=1.6e-2 ctherm.ctherm5 3.2=5.5e-2 ctherm.ctherm6 2.tl=1.5 rtherm.rtherm1 th 6=3.2e-3 rtherm.rtherm2 6.5=8.1e-3 rtherm.rtherm3 5.4=2.3e-2 rtherm.rtherm4 5.4=2.3e-2 rtherm.rtherm5 5.2=2.3e-2 rtherm.rtherm6 5.3=2.3e-2 rtherm.rtherm6 5.3=2.3e-2 rtherm.rtherm6 5.3=2.3e-2
```



ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative