International Rectifier

IRFB4310PbF IRFS4310PbF IRFSL4310PbF


Applications

- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits

Benefits

- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability
- Lead-Free

HEXFET® Power MOSFET



V _{DSS}		100V
R _{DS(on)}	typ.	5.6m Ω
	max.	7.0m Ω
I_D		130A



Absolute Maximum Ratings

Symbol	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V	130①	А
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	92①	
I _{DM}	Pulsed Drain Current ②	550	
P _D @T _C = 25°C	Maximum Power Dissipation	300	W
	Linear Derating Factor	2.0	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
dV/dt	Peak Diode Recovery 4	14	V/ns
T_J	Operating Junction and	-55 to + 175	°C
T_{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300	
	(1.6mm from case)		
	Mounting torque, 6-32 or M3 screw	10lb·in (1.1N·m)	

Avalanche Characteristics

E _{AS (Thermally limited)}	Single Pulse Avalanche Energy ③	980	mJ
I _{AR}	Avalanche Current ①	See Fig. 14, 15, 22a, 22b,	Α
E _{AR}	Repetitive Avalanche Energy ®		mJ

Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units				
$R_{\theta JC}$	Junction-to-Case ®		0.50					
$R_{\theta CS}$	Case-to-Sink, Flat Greased Surface , TO-220	0.50		°C/W				
$R_{\theta JA}$	Junction-to-Ambient, TO-220 9		62					
$R_{\theta JA}$	Junction-to-Ambient (PCB Mount), D ² Pak ® ®		40					

Static @ $T_J = 25$ °C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	100			V	$V_{GS} = 0V, I_{D} = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.064		V/°C	Reference to 25°C, $I_D = 1mA$ ②
R _{DS(on)}	Static Drain-to-Source On-Resistance		5.6	7.0	mΩ	$V_{GS} = 10V, I_{D} = 75A$ (5)
$V_{GS(th)}$	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = V_{GS}$, $I_D = 250\mu A$
I _{DSS}	Drain-to-Source Leakage Current			20	μA	$V_{DS} = 100V, V_{GS} = 0V$
				250		$V_{DS} = 100V, V_{GS} = 0V, T_{J} = 125$ °C
I _{GSS}	Gate-to-Source Forward Leakage			200	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage			-200		$V_{GS} = -20V$
R_G	Gate Input Resistance		1.4		Ω	f = 1MHz, open drain

Dynamic @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	160			S	$V_{DS} = 50V, I_{D} = 75A$
Q_g	Total Gate Charge		170	250	nC	$I_D = 75A$
Q_{gs}	Gate-to-Source Charge		46			$V_{DS} = 80V$
Q_{gd}	Gate-to-Drain ("Miller") Charge		62			V _{GS} = 10V ⑤
t _{d(on)}	Turn-On Delay Time		26		ns	$V_{DD} = 65V$
t _r	Rise Time		110			$I_D = 75A$
t _{d(off)}	Turn-Off Delay Time		68			$R_G = 2.6\Omega$
t _f	Fall Time		78			V _{GS} = 10V ⑤
C _{iss}	Input Capacitance		7670		рF	$V_{GS} = 0V$
C _{oss}	Output Capacitance		540			$V_{DS} = 50V$
C _{rss}	Reverse Transfer Capacitance		280			f = 1.0MHz
C _{oss} eff. (ER)	Effective Output Capacitance (Energy Related)		650			V _{GS} = 0V, V _{DS} = 0V to 80V ®, See Fig.11
C _{oss} eff. (TR)	Effective Output Capacitance (Time Related)®		720.1			$V_{GS} = 0V$, $V_{DS} = 0V$ to 80V ©, See Fig. 5

Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current			130①	Α	MOSFET symbol
	(Body Diode)					showing the
I _{SM}	Pulsed Source Current			550		integral reverse
	(Body Diode) ②⑦					p-n junction diode.
V_{SD}	Diode Forward Voltage			1.3	V	$T_J = 25$ °C, $I_S = 75$ A, $V_{GS} = 0$ V $\$$
t _{rr}	Reverse Recovery Time		45	68	ns	$T_J = 25^{\circ}C$ $V_R = 85V$,
			55	83		$T_J = 125$ °C $I_F = 75A$
Q _{rr}	Reverse Recovery Charge		82	120	nC	$T_J = 25^{\circ}C$ di/dt = 100A/ μ s \odot
			120	180		$T_J = 125$ °C
I _{RRM}	Reverse Recovery Current		3.3		Α	$T_J = 25^{\circ}C$
t _{on}	Forward Turn-On Time	Intrins	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)			

Notes:

- temperature. Package limitation current is 75A
- 2 Repetitive rating; pulse width limited by max. junction temperature.
- $R_G = 25\Omega$, $I_{AS} = 75A$, $V_{GS} = 10V$. Part not recommended for use above this value.
- ④ $I_{SD} \le 75A$, di/dt ≤ 550A/µs, $V_{DD} \le V_{(BR)DSS}$, $T_{J} \le 175$ °C.
- ⑤ Pulse width $\leq 400 \mu s$; duty cycle $\leq 2\%$.
- ① Calculated continuous current based on maximum allowable junction ⑥ Coss eff. (TR) is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .
 - O Coss eff. (ER) is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .
 - ® When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.




Fig 1. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage www.irf.com




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 9. Case Temperature (°C)
Maximum Drain Current vs.
Case Temperature




Fig 11. Typical C_{OSS} Stored Energy




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage




Fig 12. Maximum Avalanche Energy Vs. DrainCurrent www.irf.com




Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 14. Typical Avalanche Current vs. Pulsewidth




Fig 15. Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves, Figures 14, 15: (For further info, see AN-1005 at www.irf.com)

- 1. Avalanche failures assumption:
- Purely a thermal phenomenon and failure occurs at a temperature far in excess of $T_{\rm jmax}$. This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long as neither T_{jmax} nor $I_{av\ (max)}$ is exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
- 4. P_{D (ave)} = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 14, 15).
 - t_{av} = Average time in avalanche.
 - D = Duty cycle in avalanche = $t_{av} \cdot f$
 - $Z_{th,IC}(D, t_{av})$ = Transient thermal resistance, see Figures 13)

$$\begin{split} P_{D \; (ave)} = 1/2 \; (\; 1.3 \cdot BV \cdot I_{aV}) = \triangle T / \; Z_{thJC} \\ I_{av} = 2\triangle T / \; [1.3 \cdot BV \cdot Z_{th}] \\ E_{AS \; (AR)} = P_{D \; (ave)} \cdot t_{av} \end{split}$$




Fig 16. Threshold Voltage Vs. Temperature




Fig. 18 - Typical Recovery Current vs. dif/dt




Fig. 17 - Typical Recovery Current vs. di_f/dt




Fig. 19 - Typical Stored Charge vs. di_f/dt




Fig. 20 - Typical Stored Charge vs. dif/dt




Fig 21. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 22a. Unclamped Inductive Test Circuit




Fig 23a. Switching Time Test Circuit




Fig 24a. Gate Charge Test Circuit www.irf.com




Fig 22b. Unclamped Inductive Waveforms




Fig 23b. Switching Time Waveforms






Fig 24b. Gate Charge Waveform

TO-220AB Package Outline

Dimensions are shown in millimeters (inches)





NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5 M- 1994. DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].
- DIMENSIONS AND FINISH UNCONTROLLED IN L.1.

 LEAD DIMENSION AND FINISH UNCONTROLLED IN L.1.

 DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH

 SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE

 MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.

DIMENSION b1 & c1 APPLY TO BASE METAL ONLY.

- CONTROLLING DIMENSION: INCHES,
 - THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS E,H1,D2 & E1
 - DIMENSION E2 X H1 DEFINE A ZONE WHERE STAMPING AND SINGULATION IRREGULARITIES ARE ALLOWED.

90.-93.

YMBOL	MILLIMETERS INCHES			HES	
	MIN.	MAX.	MIN.	MAX.	NOTES
A	3.56	4.82	.140	.190	
A1	0.51	1.40	.020	.055	
A2	2.04	2,92	.080	.115	
b	0.38	1,01	.015	.040	
ь1	0.38	0.96	.015	.038	5
b2	1.15	1,77	.045	.070	
ь3	1.15	1.73	.045	.068	
С	0,36	0.61	.014	.024	
c1	0,36	0.56	.014	.022	5
D	14.22	16.51	.560	.650	4
D1	8,38	9.02	.330	.355	
D2	12.19	12.88	.480	.507	7
Ε	9,66	10,66	.380	.420	4,7
E1	8.38	8.89	.330	.350	7
е	2,54	BSC	.100	BSC	
e1	5.0	28	,200	BSC	
H1	5,85	6,55	.230	.270	7,8
L	12.70	14.73	.500	.580	
L1	-	6.35	-	.250	3
øΡ	3.54	4.08	.139	,161	
Q	2.54	3.42	.100	.135	

LEAD ASSIGNMENTS

HEXFET

1,- GATE 2.- DRAIN 3.- SOURCE

IGBTs, CoPACK

1.- GATE 2.- COLLECTOR 3.- EMITTER

DIODES

1.- ANODE/OPEN 2.- CATHODE 3.- ANODE


TO-220AB Part Marking Information

EXAMPLE: THIS IS AN IRF1010

LOT CODE 1789

ASSEMBLED ON WW 19, 2000 IN THE ASSEMBLY LINE "C"


Note: "P" in assembly line position indicates "Lead - Free"



TO-220AB packages are not recommended for Surface Mount Application.

TO-262 Package Outline

Dimensions are shown in millimeters (inches)



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14,5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

3\DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.

4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.

5. DIMENSION 61 AND c1 APPLY TO BASE METAL ONLY.

- 6. CONTROLLING DIMENSION: INCH.
- 7.— OUTLINE CONFORM TO JEDEC TO-262 EXCEPT A1(max.), b(min.) AND D1(min.) WHERE DIMENSIONS DERIVED THE ACTUAL PACKAGE OUTLINE.

S Y M	DIMENSIONS					
В	MILLIM	MILLIMETERS INCHES				
0 L	MIN.	MAX.	MIN.	MAX.	NOT ES	
Α	4.06	4.83	.160	.190		
A1	2.03	3.02	.080	.119		
b	0.51	0.99	.020	.039		
ь1	0.51	0.89	.020	.035	5	
b2	1,14	1,78	.045	.070		
b3	1,14	1,73	.045	.068	5	
С	0.38	0.74	.015	.029		
c1	0.38	0.58	.015	.023	5	
c2	1,14	1,65	.045	.065		
D	8.38	9.65	.330	.380	3	
D1	6.86	-	.270	-	4	
E	9.65	10.67	.380	.420	3,4	
E1	6.22	-	.245		4	
е	2.54	BSC	.100 BSC			
L	13.46	14,10	.530	.555		
L1	-	1,65	-	.065	4	
L2	3.56	3,71	.140	.146		

LEAD ASSIGNMENTS

<u>HEXFET</u>

- 1.- GATE 2.- DRAIN 3.- SOURCE
- 3.- SOURC 4.- DRAIN

IGBTs, CoPACK


- 1.- GATE
- 2.- COLLECTOR
- 3.- EMITTER
- 4. COLLECTOR

TO-262 Part Marking Information


EXAMPLE: THIS IS AN IRL3103L LOT CODE 1789 ASSEMBLED ON WW 19, 1997

IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line position indicates "Lead — Free"



OR




IRF/B/S/SL4310PbF


International TOR Rectifier


D²Pak (TO-263AB) Package Outline

Dimensions are shown in millimeters (inches)









NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14,5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

3.\Dimension D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.

4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.

5. DIMENSION 61 AND 61 APPLY TO BASE METAL ONLY.

- 6. DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 7. CONTROLLING DIMENSION: INCH.
- 8, OUTLINE CONFORMS TO JEDEC OUTLINE TO-263AB.

S Y M B O L		Ŋ				
B	MILLIM	ETERS	INC	HES	O T E S	
L	MIN.	MAX.	MIN.	MAX.	S	
Α	4,06	4.83	.160	.190		
A1	0.00	0.254	.000	.010		
ь	0.51	0.99	.020	.039		
ь1	0.51	0.89	.020	.035	5	
b2	1,14	1.78	.045	.070		
b3	1,14	1.73	.045	.068	5	
С	0.38	0.74	.015	.029		
c1	0.38	0.58	.015	.023	5	
c2	1.14	1.65	.045	.065		
D	8.38	9.65	.330	.380	3	
D1	6.86	-	.270		4	
E	9.65	10.67	.380	.420	3,4	
E1	6.22	-	.245		4	
e	2.54	BSC	.100	BSC		
н	14,61	15.88	.575	.625		
L	1.78	2,79	.070	,110		
L1	-	1.65	-	.066	4	
L2	1.27	1.78	-	.070		
L3	0.25	BSC	.010	.010 BSC		
L4	4.78	5.28	.188	.208		

LEAD ASSIGNMENTS

HEXFET

1.- GATE 2, 4.- DRAIN 3.- SOURCE

IGBTs, CoPACK

1.- GATE
2, 4.- COLLECTOR
3.- EMITTER

DIODES

- 1.- ANODE *
 2. 4.- CATHODE
 3.- ANODE
- * PART DEPENDENT.


D²Pak (TO-263AB) Part Marking Information


EXAMPLE: THIS IS AN IRF530S WITH

LOT CODE 8024

ASSEMBLED ON WW 02, 2000 IN THE ASSEMBLY LINE "L"


Note: "P" in assembly line position indicates "Lead — Free"







10 www.irf.com

D²Pak (TO-263AB) Tape & Reel Information







NOTES:

- 1. COMFORMS TO EIA-418.
- 2. CONTROLLING DIMENSION: MILLIMETER.
- 3 DIMENSION MEASURED @ HUB.
- 4 INCLUDES FLANGE DISTORTION @ OUTER EDGE.

Data and specifications subject to change without notice.

This product has been designed and qualified for the Industrial market.

Qualification Standards can be found on IR's Web site.

International Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

Note: For the most current drawings please refer to the IR website at: http://www.irf.com/package/

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.