STH170N8F7-2



N-channel 80 V, 0.0028 Ω typ., 120 A, STripFET™ F7 Power MOSFET in a H²PAK-2 package

Datasheet — production data





Figure 1. Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D	P _{TOT}
STH170N8F7-2	80 V	$0.0037~\Omega$	120 A	250 W

- Among the lowest R_{DS(on)} on the market
- Excellent figure of merit (FoM)
- Low C_{rss}/C_{iss} ratio for EMI immunity
- High avalanche ruggedness

Applications

· Switching applications

Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Table 1. Device summary

Order code	Marking	Package	Packaging
STH170N8F7-2	170N8F7	H ² PAK-2	Tape and reel

Contents STH170N8F7-2

Contents

1	Electrical ratings	. 3
2	Electrical characteristics	. 4
	2.1 Electrical characteristics (curves)	. 6
3	Test circuits	. 8
4	Package information	. 9
5	Packing information	12
6	Revision history	14



STH170N8F7-2 Electrical ratings

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage	80	V
V _{GS}	Gate-source voltage	± 20	V
I _D ⁽¹⁾	Drain current (continuous)	120	А
I _D ⁽¹⁾	Drain current (continuous) at T _C = 100 °C	120	А
I _{DM}	Drain current (pulsed)	480	А
P _{TOT} ⁽¹⁾	Total dissipation at T _C = 25 °C	250	W
TJ	Operating junction temperature	-55 to 175	°C
T _{stg}	Storage temperature	-55 10 175	°C

^{1.} Limited by package and rated according to R_{thj-c} .

Table 3. Thermal resistance

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.6	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	35	°C/W

^{1.} When mounted on FR-4 board of 1 inch², 2oz Cu.

Table 4. Avalanche data

Symbol	Parameter	Value	Unit
I _{AV}	Not-repetitive avalanche current, (pulse width limited by T _{jmax})	35	Α
E _{AS}	Single pulse avalanche energy (starting TJ = 25 °C, $I_D = I_{AV}$, $V_{DD} = 50 \text{ V}$)	615	mJ

Electrical characteristics STH170N8F7-2

2 Electrical characteristics

(T_{CASE} = 25 °C unless otherwise specified)

Table 5. On/off states

Symbol	Symbol Parameter Test conditions		Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0$, $I_D = 250 \mu A$	80			V
	Zero gate voltage drain	$V_{GS} = 0, V_{DS} = 80 \text{ V}$			1	μΑ
I _{DSS} current		$V_{GS} = 0$, $V_{DS} = 80$ V, $T_{C} = 125$ °C			100	μΑ
I _{GSS}	Gate body leakage current	V _{DS} = 0, V _{GS} = +20 V			100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2.5		4.5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 60 A		0.0028	0.0037	Ω

Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	8710	-	pF
C _{oss}	Output capacitance	V _{GS} =0, V _{DS} =40 V,	-	1330	-	pF
C _{rss}	Reverse transfer capacitance	f=1 MHz,	-	78	-	pF
Qg	Total gate charge	V _{DD} =40 V, I _D = 120 A	-	120	-	nC
Q _{gs}	Gate-source charge	V _{GS} =10 V	-	43	-	nC
Q _{gd}	Gate-drain charge	Figure 14	-	26	-	nC

Table 7. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time		-	38	-	ns
t _r	Rise time	V_{DD} = 40 V, I_{D} = 60 A, R_{G} = 4.7 Ω , V_{GS} = 10 V	-	53	-	ns
t _{d(off)}	Turn-off delay time	Figure 13	-	79	-	ns
t _f	Fall time		-	37	-	ns

Table 8. Source-drain diode

Symbol	Parameter Test conditi		Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		120	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		480	Α
V _{SD} ⁽²⁾	Forward on voltage	ard on voltage I _{SD} = 120 A, V _{GS} =0			1.2	٧
t _{rr}	Reverse recovery time	I _{SD} = 120 A,	-	54		ns
Q _{rr}	Reverse recovery charge	di/dt = 100 A/µs,	-	78		nC
I _{RRM}	Reverse recovery current	V _{DD} = 64 V, T _j =150 °C	-	2.9		Α

^{1.} Pulse width limited by safe operating area.


^{2.} Pulsed: pulse duration=300 μ s, duty cycle 1.5%.

Electrical characteristics STH170N8F7-2

Electrical characteristics (curves) 2.1

Figure 2. Safe operating area

Figure 3. Thermal impedance







Figure 4. Output characteristics

Figure 5. Transfer characteristics








Figure 6. Gate charge vs gate-source voltage

Figure 7. Static drain-source on-resistance






6/15

Figure 8. Capacitance variations


Figure 9. Normalized gate threshold voltage vs temperature



GIPG050520141122SA VGS(th) (norm) 1.2 ID=250μA 1.1 0.9 8.0 0.7 0.6 0.5 -25 25 75 -75 125 T_J(°C)

Figure 10. Normalized on-resistance vs temperature

Figure 11. Normalized $V_{(BR)DSS}$ vs temperature







Figure 12. Source-drain diode forward characteristics



Test circuits STH170N8F7-2

3 Test circuits

Figure 13. Switching times test circuit for resistive load

Figure 14. Gate charge test circuit




Figure 15. Test circuit for inductive load switching and diode recovery times

Figure 16. Unclamped inductive load test circuit





Figure 17. Unclamped inductive waveform

Figure 18. Switching time waveform



57/

STH170N8F7-2 Package information

4 Package information

Figure 19. H²PAK-2 outline С 0.25 Gauge Plane F (x2) 8159712_D

Package information STH170N8F7-2

Table 9. H²PAK-2 mechanical data

Dim.		mm			
Dim.	Min.	Тур.	Max.		
А	4.30		4.80		
A1	0.03		0.20		
С	1.17		1.37		
е	4.98		5.18		
E	0.50		0.90		
F	0.78		0.85		
Н	10.00		10.40		
H1	7.40		7.80		
L	15.30	-	15.80		
L1	1.27		1.40		
L2	4.93		5.23		
L3	6.85		7.25		
L4	1.5		1.7		
М	2.6		2.9		
R	0.20		0.60		
V	0°		8°		

10/15

STH170N8F7-2 Package information





Figure 20. H²PAK-2 recommended footprint (dimensions are in mm)

Packing information STH170N8F7-2

5 Packing information

Figure 21. Tape



REEL DIMENSIONS

T

40 mm min.

Access hole

At sl ot location

Tape slot in core for tape start 25 mm min. width

AM08851v2

Figure 22. Reel

Table 10. H²PAK-2 tape and reel mechanical data

	Таре			Reel		
Dim.	n	mm		mm		
Dilli.	Min.	Max.	— Dim.	Min.	Max.	
A0	10.5	10.7	А		330	
В0	15.7	15.9	В	1.5		
D	1.5	1.6	С	12.8	13.2	
D1	1.59	1.61	D	20.2		
Е	1.65	1.85	G	24.4	26.4	
F	11.4	11.6	N	100		
K0	4.8	5.0	Т		30.4	
P0	3.9	4.1				
P1	11.9	12.1		Base qty	1000	
P2	1.9	2.1		Bulk qty	1000	
R	50					
Т	0.25	0.35				
W	23.7	24.3				

Revision history STH170N8F7-2

6 Revision history

Table 11. Document revision history

Date	Revision	Changes
20-May-2014	1	First release.
20-Feb-2015	2	Document status promoted from preliminary to production data. Updated Section 4: Package information. Updated title, features and description in cover page.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

