

MOSFET

Metal Oxide Semiconductor Field Effect Transistor

OptiMOS[™]

OptiMOS[™]5 Power-Transistor, 80 V IPP023N08N5

Data Sheet

Rev. 2.0 Final





IPP023N08N5

1 **Description**

Features


- Ideal for high frequency switching and sync. rec.
 Excellent gate charge x R_{DS(on)} product (FOM)
 Very low on-resistance R_{DS(on)}


- N-channel, normal level

- 100% avalanche tested
 Pb-free plating; RoHS compliant
 Qualified according to JEDEC¹⁾ for target applications
 Halogen-free according to IEC61249-2-21



Table 1 Rey I ellottilance I arameters						
Parameter	Value	Unit				
V _{DS}	80	V				
R _{DS(on),max}	2.3	mΩ				
I _D	120	А				
Qoss	156	nC				
Q _G (0V10V)	133	nC				











Type / Ordering Code	Package	Marking	Related Links
IPP023N08N5	PG-TO220-3	023N08N5	-



OptiMOS[™]5 Power-Transistor, 80 V

IPP023N08N5

Table of Contents

Description	2
Maximum ratings	2
Thermal characteristics	
Electrical characteristics	5
Electrical characteristics diagrams	7
Package Outlines	11
Revision History	12
Disclaimer	12





IPP023N08N5

2 Maximum ratings at $T_j = 25$ °C, unless otherwise specified

Table 2 Maximum ratings

Danamatan	Oh a l	Values				N 4 4 7 4 6 114	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Continuous drain current	I _D	-	-	120 120	А	T _C =25 °C ¹⁾ T _C =100 °C	
Pulsed drain current ¹⁾	I _{D,pulse}	-	-	480	Α	T _C =25 °C	
Avalanche energy, single pulse ²⁾	E AS	-	-	674	mJ	$I_{\rm D}$ =100 A, $R_{\rm GS}$ =25 Ω	
Gate source voltage	V _{GS}	-20	-	20	V	-	
Power dissipation	P _{tot}	-	-	300	W	<i>T</i> _C =25 °C	
Operating and storage temperature	T _j , T _{stg}	-55	-	175	°C	IEC climatic category; DIN IEC 68-1: 55/175/56	

Thermal characteristics 3

Table 3 **Thermal characteristics**

Parameter	Symbol	Values			Unit	Note / Test Condition	
raiailietei	Symbol	Min.	Тур.	Max.	Offic	Note / Test Condition	
Thermal resistance, junction - case	R _{thJC}	-	0.4	0.5	K/W	-	
Thermal resistance, junction - ambient, minimal footprint	R _{thJA}	_	-	62	K/W	-	
Thermal resistance, junction - ambient, 6 cm ² cooling area ³⁾	R _{thJA}	-	-	40	K/W	-	
Soldering temperature, wave and reflow soldering are allowed	T _{sold}	_	-	260	°C	reflow MSL1	

See figure 3 for more detailed information
 See figure 13 for more detailed information
 Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 μm thick) copper area for drain connection. PCB is vertical in still air.



Electrical characteristics

Table 4 **Static characteristics**

Dougranton	Cymph al		Values			Nets / Test Ossalition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Drain-source breakdown voltage	V _{(BR)DSS}	80	-	-	V	$V_{\rm GS}$ =0 V, $I_{\rm D}$ =1 mA	
Gate threshold voltage	$V_{\rm GS(th)}$	2.2	3.0	3.8	V	$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 208 \ \mu {\rm A}$	
Zero gate voltage drain current	I _{DSS}	-	0.1 10	1 100	μA	V _{DS} =80 V, V _{GS} =0 V, T _j =25 °C V _{DS} =80 V, V _{GS} =0 V, T _j =125 °C	
Gate-source leakage current	I _{GSS}	-	1	100	nA	V _{GS} =20 V, V _{DS} =0 V	
Drain-source on-state resistance	R _{DS(on)}	-	2.0 2.4	2.3 2.8	mΩ	V _{GS} =10 V, I _D =100 A V _{GS} =6 V, I _D =50 A	
Gate resistance ¹⁾	R _G	-	1.2	1.8	Ω	-	
Transconductance	g fs	100	200	-	S	$ V_{DS} > 2 I_D R_{DS(on)max}, I_D = 100 A$	

Dynamic characteristics¹⁾ Table 5

Damamatan	Or made al	Values			11	Nata (Tant Oan dition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Input capacitance	Ciss	-	9300	12100	pF	V _{GS} =0 V, V _{DS} =40 V, f=1 MHz	
Output capacitance	Coss	-	1500	1950	pF	V _{GS} =0 V, V _{DS} =40 V, f=1 MHz	
Reverse transfer capacitance	C _{rss}	-	65	114	pF	V _{GS} =0 V, V _{DS} =40 V, f=1 MHz	
Turn-on delay time	t _{d(on)}	-	28	-	ns	$V_{\rm DD}$ =40 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 Ω	
Rise time	t _r	-	16	-	ns	$V_{\rm DD}$ =40 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 Ω	
Turn-off delay time	$t_{ m d(off)}$	-	62	-	ns	$V_{\rm DD}$ =40 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 Ω	
Fall time	t _f	_	20	-	ns	$V_{\rm DD}$ =40 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =100 A, $R_{\rm G,ext}$ =1.6 Ω	

Gate charge characteristics²⁾ Table 6

Davamatav	Cumbal		Values			Note / Took Coundition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Gate to source charge	Q _{gs}	-	43	-	nC	V _{DD} =40 V, I _D =100 A, V _{GS} =0 to 10 V	
Gate to drain charge ¹⁾	Q _{gd}	-	28	42	nC	V _{DD} =40 V, I _D =100 A, V _{GS} =0 to 10 V	
Switching charge	Q _{sw}	-	45	-	nC	V_{DD} =40 V, I_{D} =100 A, V_{GS} =0 to 10 V	
Gate charge total ¹⁾	Q g	-	133	166	nC	V_{DD} =40 V, I_{D} =100 A, V_{GS} =0 to 10 V	
Gate plateau voltage	V _{plateau}	-	4.6	-	V	V_{DD} =40 V, I_{D} =100 A, V_{GS} =0 to 10 V	
Gate charge total, sync. FET	Q _{g(sync)}	-	115	-	nC	V _{DS} =0.1 V, V _{GS} =0 to 10 V	
Output charge ¹⁾	Qoss	-	156	207	nC	V _{DD} =40 V, V _{GS} =0 V	

 $^{^{\}rm 1)}$ Defined by design. Not subject to production test. $^{\rm 2)}$ See "Gate charge waveforms" for parameter definition



OptiMOS[™]5 Power-Transistor, 80 V


IPP023N08N5


Table 7 Reverse diode

Dovemeter	Cumbal	Values			l lmi4	Note / Test Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Diode continous forward current	Is	-	-	120	Α	<i>T</i> _C =25 °C	
Diode pulse current	I _{S,pulse}	-	-	480	Α	T _C =25 °C	
Diode forward voltage	V _{SD}	-	0.9	1.2	V	V _{GS} =0 V, I _F =100 A, T _j =25 °C	
Reverse recovery time ¹⁾	<i>t</i> _{rr}	-	85	170	ns	V _R =40 V, I _F =I _S , d <i>i</i> _F /d <i>t</i> =100 A/μs	
Reverse recovery charge ¹⁾	Qrr	-	202	404	nC	V _R =40 V, I _F =I _S , d <i>i</i> _F /d <i>t</i> =100 A/μs	





5 Electrical characteristics diagrams






























6 Package Outlines



DIM	MILLIN	IE IERS	INCHES				
DIM	MIN	MAX	MIN	MAX			
Α	4.30	4.57	0.169	0.180			
A1	1.17	1.40	0.046	0.055			
A2	2.15	2.72	0.085	0.107			
b	0.65	0.86	0.026	0.034			
b1	0.95	1.40	0.037	0.055			
b2	0.95	1.15	0.037	0.045			
b3	0.65	1.15	0.026	0.045			
С	0.33	0.60	0.013	0.024			
D	14.81	15.95	0.583	0.628			
D1	8.51	9.45	0.335	0.372			
D2	12.19	13.10	0.480	0.516			
E	9.70	10.36	0.382	0.408			
E1	6.50	8.60	0.256	0.339			
е	2.	54	0.1	00			
e1	5.	08	0.2	200			
N		3	;	3			
H1	5.90	6.90	0.232	0.272			
L	13.00	14.00	0.512	0.551			
L1	-	4.80	-	0.189			
øΡ	3.60	3.89	0.142	0.153			
Q	2.60	3.00	0.102	0.118			

DOCUMENT NO.
Z8B00003318

SCALE

0
2.5
0
2.5
1
Smm

EUROPEAN PROJECTION

ISSUE DATE
30-07-2009

REVISION
06

Figure 1 Outline PG-TO220-3, dimensions in mm/inches



OptiMOS[™]5 Power-Transistor, 80 V

IPP023N08N5

Revision History

IPP023N08N5

Revision: 2014-12-17, Rev. 2.0

Previous Revision

Tovicus Novicien						
Revision	Date	Subjects (major changes since last revision)				
2.0	2014-12-17	Release of final version				

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2014 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

Final Data Sheet 12 Rev. 2.0, 2014-12-17