

AOB66918L

100V N-Channel AlphaSGT™

General Description

- Trench Power MOSFET AlphaSGTTM technology
- Combined of low R_{DS(ON)} and wide safe operating area (SOA)
- Higher in-rush current enabled for faster start-up and shorter down time
- RoHS and Halogen-Free Compliant

Applications

- Telecom Hot-Swap
- Load switch
- BMS
- Motor


Product Summary


 $\begin{array}{lll} V_{DS} & 100V \\ I_{D} \; (at \; V_{GS} \! = \! 10V) & 120A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10V) & < 5m\Omega \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 8V) & < 5.6m\Omega \end{array}$

100% UIS Tested 100% Rg Tested

Max Tj=175°C







Orderable Part Number	Package Type	Form	Minimum Order Quantity
AOB66918L	TO-263	Tape & Reel	800

Parameter		Symbol	Maximum	Units	
Drain-Source Voltag	е	V _{DS}	100	V	
Gate-Source Voltage		V_{GS}	±20	V	
Continuous Drain	T _C =25°C	1-	120	А	
Current ^G	T _C =100°C	I _D	120		
Pulsed Drain Current [©]		I _{DM}	480		
Continuous Drain Current	T _A =25°C	1	33	А	
	T _A =70°C	IDSM	27	7 ^	
Avalanche Current ^C		I _{AS}	70	А	
Avalanche energy L=0.3mH ^C		E _{AS}	735	mJ	
Diode reverse recov V _{DS} =0 to 50V,I _F ≪30	•	di/dt	500	A/us	
	T _C =25°C	В	375	W	
Power Dissipation ^B	T _C =100°C	P _D	185		
	T _A =25°C	Ь	10	W	
Power Dissipation A	T _A =70°C	P _{DSM}	7	vv	
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 175	°C	

Thermal Characteristics						
Parameter		Symbol	Тур	Max	Units	
Maximum Junction-to-Ambient A	t ≤ 10s	D	12	15	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	50	60	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.26	0.40	°C/W	



Electrical Characteristics (T₁=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
STATIC PARAMETERS							
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	100			V	
	Zero Gate Voltage Drain Current	V _{DS} =100V, V _{GS} =0V			1	μA	
1088	Zero Gate Voltage Drain Current	T _J =55°C	C		5	μΛ	
I_{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V			±100	nA	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$	2.7	3.2	3.7	V	
		V _{GS} =10V, I _D =20A		4.2	5	mΩ	
$R_{DS(ON)}$	R _{DS(ON)} Static Drain-Source On-Resistance	T _J =125°	C	7.7	9.4	11152	
		V_{GS} =8V, I_D =20A		4.6	5.6	mΩ	
g _{FS}	Forward Transconductance	V_{DS} =5V, I_D =20A		50		S	
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V		0.68	1	V	
Is	Maximum Body-Diode Continuous Cur	ximum Body-Diode Continuous Current ^G			120	Α	
DYNAMIC	PARAMETERS						
C _{iss}	Input Capacitance			6500		pF	
Coss	Output Capacitance	V_{GS} =0V, V_{DS} =50V, f=1MHz		3200		pF	
C _{rss}	Reverse Transfer Capacitance			30		pF	
R_g	Gate resistance	f=1MHz	1.1	2.3	3.5	Ω	
SWITCHI	NG PARAMETERS						
Q _g (10V)	Total Gate Charge			75	105	nC	
Q_{gs}	Gate Source Charge	V_{GS} =10V, V_{DS} =50V, I_{D} =20A		25		nC	
Q_{gd}	Gate Drain Charge			15		nC	
Q _{oss}	Output Charge	V_{GS} =0V, V_{DS} =50V		242		nC	
t _{D(on)}	Turn-On DelayTime			26		ns	
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =50V, R_{L} =2.5 Ω ,		23		ns	
$t_{D(off)}$	Turn-Off DelayTime	$R_{GEN}=3\Omega$		53		ns	
t _f	Turn-Off Fall Time			28		ns	
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs		80		ns	
Q_{rr}	Body Diode Reverse Recovery Charge	_e I _F =20A, di/dt=500A/μs		790		nC	

- A. The value of $R_{\theta,JA}$ is measured with the device mounted on $1in^2$ FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on $P_{\theta,JA}$ t≤ 10s and the maximum allowed junction temperature of 175° C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175° C may be used if the PCB allows it.
- B. The power dissipation P_D is based on $T_{J(MAX)}$ =175° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
- C. Single pulse width limited by junction temperature $T_{J(MAX)}$ =175° C.
- D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.
- E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.
- F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=175° C. The SOA curve provides a single pulse rating.
- G. The maximum current rating is package limited.
- H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.


APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms_and_conditions_of_sale


Rev.1.3: August 2023 **www.aosmd.com** Page 2 of 6




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




 $V_{\rm DS}$ (Volts) Figure 1: On-Region Characteristics (Note E)




V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)




 ${\rm I_D}$ (A) Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)




V_{GS} (Volts) Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




 ${\bf Q_g}$ (nC) Figure 7: Gate-Charge Characteristics




V_{DS} (Volts)
Figure 8: Capacitance Characteristics



V_{cs}> or equal to 8V Figure 9: Maximum Forward Biased Safe Operating Area (Note F)



Pulse Width (s)
Figure 10: Single Pulse Power Rating Junction-toCase (Note




Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)


Rev.1.3: August 2023 **www.aosmd.com** Page 4 of 6




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




T_{CASE} (° C) Figure 12: Power De-rating (Note F)




T_{CASE} (° C)
Figure 13: Current De-rating (Note F)



V_{DS} (Volts) Figure 14: Coss stored Energy



Pulse Width (s)
Figure 15: Single Pulse Power Rating Junctionto-Ambient (Note H)



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Rev.1.3: August 2023 **www.aosmd.com** Page 5 of 6

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms






Figure D: Diode Recovery Test Circuit & Waveforms





Rev.1.3: August 2023 **www.aosmd.com** Page 6 of 6