


**Datasheet** 

# N-channel 100 V, 3.2 m $\Omega$ typ., 180 A, STripFET F7 Power MOSFET in an H<sup>2</sup>PAK-2 package



H<sup>2</sup>PAK-2



**Features** 

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>	P <sub>TOT</sub>
STH200N10WF7-2	100 V	4.0 mΩ	180 A	340 W

- Best-in-class SOA capability
- · High current surge capability
- Extremely low on-resistance

#### **Applications**

- Hot-swap
- · Electronic fuse
- Load switch
- · In-rush current limiter

#### **Description**

DTG1S23NZ

This N-channel Power MOSFET utilizes the STripFET F7 technology with an enhanced trench gate structure boosting linear mode withstanding capability and providing a wider SOA combined with a very low on-state resistance. The resulting MOSFET ensures the best trade-off between linear mode and switching operations.



## Product status link STH200N10WF7-2

Produc	Product summary			
Order code	STH200N10WF7-2			
Marking	200N10WF7			
Package	H²PAK-2			
Packing	Tape and reel			



## 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	100	V
V <sub>GS</sub>	Gate source voltage	±20	V
I_	Drain current (continuous) at T <sub>C</sub> = 25 °C <sup>(1)</sup>	180	Α
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	150	Α
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	720	Α
P <sub>TOT</sub>	Total power dissipation at T <sub>C</sub> = 25 °C	340	W
I <sub>AV</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by maximum junction temperature)	65	А
E <sub>AS</sub>	Single pulse avalanche energy (T <sub>J</sub> = 25 °C, I <sub>D</sub> = I <sub>AV</sub> , V <sub>DD</sub> = 25 V)	840	mJ
TJ	Operating junction temperature range	-55 to 175	°C
T <sub>stg</sub>	Storage temperature range	-55 (0 175	

<sup>1.</sup> Current limited by package.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thJC</sub>	Thermal resistance, junction-to-case	0.44	°C/W
R <sub>thJB</sub> (1)	Thermal resistance, junction-to-board	35	°C/W

<sup>1.</sup> When mounted on an 1 inch<sup>2</sup> FR-4 board, 2 oz of Cu, t < 10 s.

DS11828 - Rev 4 page 2/14

<sup>2.</sup> Pulse width limited by safe operating area.



### **2** Electrical characteristics

( $T_C$  = 25 °C unless otherwise specified)

Table 3. On /off-states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 1mA	100			V
I <sub>DSS</sub>	Zero-gate voltage drain	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 100 V			1	μA
	current	$V_{GS}$ = 0 V, $V_{DS}$ = 100 V, $T_{C}$ = 125 °C <sup>(1)</sup>			100	μA
I <sub>GSS</sub>	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 20 V			100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	2.5		4.5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 90 A		3.2	4.0	mΩ

<sup>1.</sup> Defined by design, not subject to production test.

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	4430	-	pF
C <sub>oss</sub>	Output capacitance	V <sub>DD</sub> = 50 V, I <sub>D</sub> = 180 A, V <sub>GS</sub> = 0 to 10 V	-	3770	-	pF
C <sub>rss</sub>	Reverse transfer capacitance		-	88	-	pF
Qg	Total gate charge		-	93	-	nC
Q <sub>gs</sub>	Gate-source charge		-	52	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 13. Test circuit for gate charge behavior)	-	23	-	nC

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 50 \text{ V}, I_D = 90 \text{ A},$ $R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$	-	40	-	ns
t <sub>r</sub>	Rise time		-	230	-	ns
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 12. Test circuit for resistive load switching times and Figure 17. Switching time	-	430	-	ns
t <sub>f</sub>	Fall time	waveform)	-	730	-	ns

DS11828 - Rev 4 page 3/14



Table 6. Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage	I <sub>SD</sub> = 180 A, V <sub>GS</sub> = 0 V	-		1.2	V
t <sub>rr</sub>	Reverse recovery time	(see Figure 14. Test circuit for inductive load switching and diode recovery times )  I <sub>SD</sub> = 180 A, di/dt = 100 A/µs	-	85		ns
Q <sub>rr</sub>	Reverse recovery charge		-	125		nC
I <sub>rr</sub>	Reverse recovery current	V <sub>DD</sub> = 80 V	-	2.9		Α


<sup>1.</sup> Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%.


DS11828 - Rev 4 page 4/14





#### 2.1 Electrical characteristics (curves)














DS11828 - Rev 4 page 5/14



Figure 7. Typical capacitance characteristics




Figure 8. Normalized gate threshold vs temperature




Figure 9. Normalized on-resistance vs temperature




Figure 10. Normalized breakdown voltage vs temperature





Figure 11. Typical reverse diode forward characteristics



DS11828 - Rev 4 page 6/14




#### 3 Test circuits


Figure 12. Test circuit for resistive load switching times


AM01468v1

Figure 14. Test circuit for inductive load switching and diode recovery times

AM01470v1







DS11828 - Rev 4 page 7/14





## 4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.


### 4.1 H<sup>2</sup>PAK-2 package information

Figure 18. H<sup>2</sup>PAK-2 package outline









8159712\_10


DS11828 - Rev 4 page 8/14



Table 7. H<sup>2</sup>PAK-2 package mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
A	4.30		4.70
A1	0.03		0.20
С	1.17		1.37
D	8.95		9.35
е	4.98		5.18
E	0.50		0.90
F	0.78		0.85
F2	1.14		1.70
Н	10.00		10.40
H1	7.40	-	7.80
J1	2.49		2.69
L	15.30		15.80
L1	1.27		1.40
L2	4.93		5.23
L3	6.85		7.25
L4	1.50		1.70
M	2.60		2.90
R	0.20		0.60
V	0°		8°

Figure 19. H<sup>2</sup>PAK-2 recommended footprint



8159712\_10


Note: Dimensions are in mm.


DS11828 - Rev 4 page 9/14



### 4.2 Packing information


Figure 20. Tape outline





AM08852v2

Figure 21. Reel outline



DS11828 - Rev 4 page 10/14



Table 8. Tape and reel mechanical data

	Tape			Reel		
Dim.	mm		Dim.	mm		
Dim.	Min.	Max.	Diiii.	Min.	Max.	
A0	10.5	10.7	А		330	
В0	15.7	15.9	В	1.5		
D	1.5	1.6	С	12.8	13.2	
D1	1.59	1.61	D	20.2		
Е	1.65	1.85	G	24.4	26.4	
F	11.4	11.6	N	100		
K0	4.8	5.0	Т		30.4	
P0	3.9	4.1				
P1	11.9	12.1	Base o	quantity	1000	
P2	1.9	2.1	Bulk q	uantity	1000	
R	50					
Т	0.25	0.35				
W	23.7	24.3				

DS11828 - Rev 4 page 11/14



## **Revision history**

Table 9. Document revision history

Date	Revision	Changes
22-Sep-2016	1	First release
07-Mar-2019	2	Updated Table 4. Dynamic, Table 5. Switching times and Table 6. Sourcedrain diode.
09-Jul-2021	3	Modified Table 1. Absolute maximum ratings, Table 3. On /off-states, Table 4. Dynamic, Table 5. Switching times and Table 6. Source-drain diode.  Modified Figure 1. Safe operating area, Figure 3. Typical output characteristics, Figure 4. Typical transfer characteristics, Figure 6. Typical drain-source on-resistance, Figure 7. Typical capacitance characteristics, Figure 9. Normalized on-resistance vs temperature and Figure 11. Typical reverse diode forward characteristics.  Minor text changes.
13-Jul-2022	3	Updated Section Description.

DS11828 - Rev 4 page 12/14



### **Contents**

1	Elec	trical ratingstrical ratings	2
2		trical characteristics	
		Electrical characteristics (curves)	
3		circuits	
4	Pacl	kage information	8
	4.1	H²PAK-2 package information	8
	4.2	Packing information	10
Rev	ision	history	12



#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics - All rights reserved

DS11828 - Rev 4 page 14/14