

## **MOSFET**

## **StrongIRFET™ 2 Power-Transistor**

### **Features**

- Optimized for a wide range of applications
  N-Channel, normal level
  100% avalanche tested


- Pb-free lead plating; RoHS compliant
  Halogen-free according to IEC61249-2-21


## **Product validation**

Qualified according to JEDEC Standard

Table 1 **Key Performance Parameters** 

Table 1 110 J 1 01101111anio 1 analii 1010								
Parameter	Value	Unit						
<b>V</b> <sub>DS</sub>	100	V						
R <sub>DS(on),max</sub>	8.2	mΩ						
I <sub>D</sub>	46	A						
Qoss	38	nC						
Q <sub>G</sub>	28	nC						











Type / Ordering Code	Package	Marking	Related Links
IPA082N10NF2S	PG-TO220 FullPAK	082N10NS	-

# StrongIRFET<sup>TM</sup> 2 Power-Transistor <a href="PA082N10NF2S">IPA082N10NF2S</a>



## **Table of Contents**

escription	1
laximum ratings	3
hermal characteristics	3
lectrical characteristics	3
lectrical characteristics diagrams	5
ackage Outlines	9
evision History 10	C
rademarks 10	C
pisclaimer	ว

## StrongIRFET<sup>™</sup> 2 Power-Transistor IPA082N10NF2S



# 1 Maximum ratings at $T_A$ =25 °C, unless otherwise specified

Table 2 **Maximum ratings** 

Doromotor	Cumbal		Value	S	l lmi4	Note / Took Open differen	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Continuous drain current <sup>1)</sup>	I <sub>D</sub>	-	-	46 32	А	V <sub>GS</sub> =10 V, T <sub>C</sub> =25 °C V <sub>GS</sub> =10 V, T <sub>C</sub> =100 °C	
Pulsed drain current <sup>2)</sup>	I <sub>D,pulse</sub>	-	-	184	Α	<i>T</i> <sub>A</sub> =25 °C	
Avalanche energy, single pulse <sup>3)</sup>	<b>E</b> AS	-	-	80	mJ	$I_{\rm D}$ =40 A, $R_{\rm GS}$ =25 $\Omega$	
Gate source voltage	V <sub>GS</sub>	-20	-	20	V	-	
Power dissipation	P <sub>tot</sub>	-	-	35	W	T <sub>C</sub> =25 °C	
Operating and storage temperature	T <sub>j</sub> , T <sub>stg</sub>	-55	-	175	°C	-	

#### 2 Thermal characteristics

Table 3 Thermal characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
raiailletei	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Thermal resistance, junction - case	R <sub>thJC</sub>	-	-	4.3	°C/W	-

# 3 Electrical characteristics at $T_j$ =25 °C, unless otherwise specified

Table 4 **Static characteristics** 

Davamatav	Symbol	Values			l lmi4	Nata / Tast Canditian	
Parameter		Min.	Тур.	Max.	Unit	Note / Test Condition	
Drain-source breakdown voltage	V <sub>(BR)DSS</sub>	100	-	-	V	V <sub>GS</sub> =0 V, I <sub>D</sub> =1 mA	
Gate threshold voltage	V <sub>GS(th)</sub>	2.2	3.0	3.8	V	$V_{\rm DS}=V_{\rm GS},\ I_{\rm D}=46\ \mu {\rm A}$	
Zero gate voltage drain current	I <sub>DSS</sub>	-	0.1 10	1.0 100	μA	V <sub>DS</sub> =100 V, V <sub>GS</sub> =0 V, T <sub>j</sub> =25 °C V <sub>DS</sub> =100 V, V <sub>GS</sub> =0 V, T <sub>j</sub> =125 °C	
Gate-source leakage current	I <sub>GSS</sub>	-	10	100	nA	V <sub>GS</sub> =20 V, V <sub>DS</sub> =0 V	
Drain-source on-state resistance <sup>4)</sup>	R <sub>DS(on)</sub>	-	7.3 8.9	8.2 10.3	mΩ	V <sub>GS</sub> =10 V, I <sub>D</sub> =30 A V <sub>GS</sub> =6 V, I <sub>D</sub> =15 A	
Gate resistance	R <sub>G</sub>	-	1.1	-	Ω	-	
Transconductance <sup>5)</sup>	<b>g</b> fs	31	-	-	S	$ V_{DS}  \ge 2 I_D R_{DS(on)max}, I_D = 30 A$	

<sup>1)</sup> Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature at 25°C. For higher case temperature please refer to Diagram 2. De-rating will be required based on the actual

environmental conditions.

2) See Diagram 3 for more detailed information

<sup>&</sup>lt;sup>3)</sup> See Diagram 13 for more detailed information

<sup>&</sup>lt;sup>4)</sup> R<sub>DS(on)</sub> is specified at a distance of 1.8 mm distance to the package body; mounting at a larger distance increases the overall package resistance of approximately 0.04 mOhm/mm per leg. <sup>5)</sup> Defined by design. Not subject to production test.

# StrongIRFET<sup>™</sup> 2 Power-Transistor IPA082N10NF2S



**Table 5** Dynamic characteristics

Davamete:	Symbol	Values			11	Note / Took Condition
Parameter		Min.	Тур.	Max.	Unit	Note / Test Condition
Input capacitance	C <sub>iss</sub>	-	2000	-	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =50 V, f=1 MHz
Output capacitance	Coss	-	320	-	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =50 V, f=1 MHz
Reverse transfer capacitance	C <sub>rss</sub>	-	15	-	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =50 V, f=1 MHz
Turn-on delay time	$t_{\sf d(on)}$	-	11	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =30 A, $R_{\rm G,ext}$ =1.6 $\Omega$
Rise time	t <sub>r</sub>	-	20	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =30 A, $R_{\rm G,ext}$ =1.6 $\Omega$
Turn-off delay time	$t_{\sf d(off)}$	-	16	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =30 A, $R_{\rm G,ext}$ =1.6 $\Omega$
Fall time	t <sub>f</sub>	-	5	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =30 A, $R_{\rm G,ext}$ =1.6 $\Omega$

Table 6 Gate charge characteristics<sup>1)</sup>

Parameter			Values			
	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Gate to source charge	Q <sub>gs</sub>	-	9.3	-	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =30 A, $V_{\rm GS}$ =0 to 10 V
Gate charge at threshold	$Q_{g(th)}$	-	6.0	-	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =30 A, $V_{\rm GS}$ =0 to 10 V
Gate to drain charge	$Q_{ m gd}$	-	6.0	-	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =30 A, $V_{\rm GS}$ =0 to 10 V
Switching charge	Q <sub>sw</sub>	-	9.3	-	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =30 A, $V_{\rm GS}$ =0 to 10 V
Gate charge total <sup>2)</sup>	Qg	-	28	42	nC	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =30 A, $V_{\rm GS}$ =0 to 10 V
Gate plateau voltage	$V_{ m plateau}$	-	4.7	-	V	$V_{\rm DD}$ =50 V, $I_{\rm D}$ =30 A, $V_{\rm GS}$ =0 to 10 V
Output charge	Qoss	-	38	-	nC	V <sub>DS</sub> =50 V, V <sub>GS</sub> =0 V


## Table 7 Reverse diode


Davamatav	Symbol		Values			Note / Took Condition
Parameter		Min.	Тур.	Max.	Unit	Note / Test Condition
Diode continuous forward current	I <sub>S</sub>	-	-	26	Α	<i>T</i> <sub>C</sub> =25 °C
Diode pulse current	I <sub>S,pulse</sub>	-	-	184	Α	<i>T</i> <sub>C</sub> =25 °C
Diode forward voltage	V <sub>SD</sub>	-	0.83	1.2	V	V <sub>GS</sub> =0 V, I <sub>F</sub> =15 A, T <sub>j</sub> =25 °C
Reverse recovery time	t <sub>rr</sub>	-	33	-	ns	V <sub>R</sub> =50 V, I <sub>F</sub> =15 A, di <sub>F</sub> /dt=500 A/μs
Reverse recovery charge	Q <sub>rr</sub>	-	199	-	nC	$V_{R}$ =50 V, $I_{F}$ =15 A, $di_{F}/dt$ =500 A/ $\mu$ s

 $<sup>^{1)}</sup>$  See "Gate charge waveforms" for parameter definition  $^{2)}$  Defined by design. Not subject to production test.





## 4 Electrical characteristics diagrams





























# 5 Package Outlines




Figure 1 Outline PG-TO220 FullPAK, dimensions in mm

# StrongIRFET<sup>™</sup> 2 Power-Transistor IPA082N10NF2S



### **Revision History**

IPA082N10NF2S

Revision: 2022-06-14, Rev. 2.1

Previous Revision

Tevious Nevision								
Revision	Date	Subjects (major changes since last revision)						
2.0	2021-03-16	Release of final version						
2.1	2022-06-14	Skip condition "Operating and storage tempt.", update trr, Qrr and Diagram 12						

#### **Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

### We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2022 Infineon Technologies AG All Rights Reserved.

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.