


# N-channel 80 V, 3.0 mΩ typ., 120 A STripFET F7 Power MOSFET in a PowerFLAT 5x6 package



PowerFLAT 5x6



#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>	P <sub>TOT</sub>
STL130N8F7	80 V	3.6 mΩ	120 A	135 W

- Among the lowest R<sub>DS(on)</sub> on the market
- Excellent FoM (figure of merit)
- Low C<sub>rss</sub>/C<sub>iss</sub> ratio for EMI immunity
- · High avalanche ruggedness

#### **Applications**

· Switching applications

#### **Description**

This N-channel Power MOSFET utilizes STripFET F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.



#### Product status link STL130N8F7

Product summary		
Order code STL130N8F7		
Marking	130N8F7	
Package	PowerFLAT 5x6	
Packing	Tape and reel	



# 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit	
$V_{DS}$	Drain-source voltage	80	V	
V <sub>GS</sub>	Gate-source voltage	±20	V	
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25 °C	120		
ID(.,)	Drain current (continuous) at T <sub>C</sub> = 100 °C	93	_ A	
1 (2)	Drain current (continuous) at T <sub>pcb</sub> = 25 °C	26	_	
I <sub>D</sub> <sup>(2)</sup>	Drain current (continuous) at T <sub>pcb</sub> = 100 °C	19	_ A	
I <sub>DM</sub> <sup>(1)(3)</sup>	Drain current (pulsed)	480	Α	
I <sub>DM</sub> <sup>(2)(3)</sup>	Drain current (pulsed)	104	Α	
P <sub>TOT</sub> (1)	Total power dissipation at T <sub>C</sub> = 25 °C	135	W	
P <sub>TOT</sub> (2)	Total power dissipation at T <sub>pcb</sub> = 25 °C	4.8	W	
E <sub>AS</sub> <sup>(4)</sup>	Single pulse avalanche energy	515	mJ	
T <sub>stg</sub>	Storage temperature range	EE to 475	°C	
TJ	Operating junction temperature range	-55 to 175		

- 1. This value is rated according to  $R_{\it thj-case}$  and is limited by package.
- 2. This value is rated according to  $R_{thj-pcb}$ .
- 3. Pulse width is limited by safe operating area.
- 4. Starting  $T_J = 25$  °C,  $I_D = 18.5$  A,  $V_{DD} = 50$  V.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	1.1	°C/W
R <sub>thj-pcb</sub> <sup>(1)</sup>	j-pcb <sup>(1)</sup> Thermal resistance junction-pcb		°C/W

1. When mounted on FR-4 board of 1 inch<sup>2</sup>, 20z Cu, t < 10 s.

DS9349 - Rev 5 page 2/16



# 2 Electrical characteristics

 $T_C$  = 25 °C unless otherwise specified

Table 3. On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	80			V
l	Zara gata valtaga drain aurrent	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 80 V			1	μA
DSS	I <sub>DSS</sub> Zero gate voltage drain current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 80 V, T <sub>J</sub> = 125 °C <sup>(1)</sup>			10	μA
I <sub>GSS</sub>	Gate body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 20 V			100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_{D} = 250 \mu A$	2.5		4.5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 13 A		3.0	3.6	mΩ

<sup>1.</sup> Defined by design, not subject to production test.

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	6340	-	pF
C <sub>oss</sub>	Output capacitance	$V_{GS}$ = 0 V, $V_{DS}$ = 40 V, f = 1 MHz	-	1195	-	pF
C <sub>rss</sub>	Reverse transfer capacitance			105	-	pF
Qg	Total gate charge	V <sub>DD</sub> = 40 V, I <sub>D</sub> = 26 A, V <sub>GS</sub> = 0 to 10 V		96	-	nC
Q <sub>gs</sub>	Gate-source charge	(see Figure 13. Test circuit for gate	-	29	-	nC
Q <sub>gd</sub>	Gate-drain charge	charge behavior)	-	26	-	nC

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 40 V, I <sub>D</sub> = 13 A,	-	26	-	ns
t <sub>r</sub>	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	51	-	ns
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 12. Test circuit for resistive load switching times and		82	-	ns
t <sub>f</sub>	Fall time	Figure 17. Switching time waveform)	-	44	-	ns

Table 6. Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage I <sub>SD</sub> = 26 A, V <sub>GS</sub> = 0 V		-		1.2	V
t <sub>rr</sub>	Reverse recovery time	$I_{SD}$ = 26 A, di/dt = 100 A/ $\mu$ s,	-	58		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 60 V, T <sub>J</sub> = 150 °C	-	92		nC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 14. Test circuit for inductive load switching and diode recovery times)	-	3.2		Α


<sup>1.</sup> Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%.


DS9349 - Rev 5 page 3/16





#### 2.1 Electrical characteristics (curves)














DS9349 - Rev 5 page 4/16






Figure 8. Normalized V<sub>(BR)DSS</sub> vs temperature

V<sub>(BR)DSS</sub> (norm)

1.04

1.02

1.00

0.98

0.94

-75

-25


0


25

75

125

TJ(°C)





DS9349 - Rev 5 page 5/16

AM01469v1



### 3 Test circuits

Figure 12. Test circuit for resistive load switching times





Figure 13. Test circuit for gate charge behavior

Figure 14. Test circuit for inductive load switching and diode recovery times






Figure 16. Unclamped inductive waveform





Figure 17. Switching time waveform



DS9349 - Rev 5 page 6/16



# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

#### 4.1 PowerFLAT 5x6 type C package information


Figure 18. PowerFLAT 5x6 type C package outline

D3

D4

D4

Side view



Top view

8231817\_typeC\_Rev20

DS9349 - Rev 5 page 7/16



Table 7. PowerFLAT 5x6 type C package mechanical data


Dim.		mm	
Dim.	Min.	Тур.	Max.
Α	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.20
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.20
D5	0.25	0.40	0.55
D6	0.15	0.30	0.45
е		1.27	
E	5.95	6.15	6.35
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.75	0.90	1.05
K	1.05		1.35
L	0.725		1.025
L1	0.05	0.15	0.25
θ	0°		12°

DS9349 - Rev 5 page 8/16



# 4.2 PowerFLAT 5x6 type C SUBCON package information

Figure 19. PowerFLAT 5x6 type C SUBCON package outline



8472137\_SUBCON\_998G\_REV4

DS9349 - Rev 5 page 9/16



Table 8. PowerFLAT 5x6 type C SUBCON package mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
A	0.90	0.95	1.00
A1		0.02	
b	0.35	0.40	0.45
b1		0.30	
С	0.21	0.25	0.34
D			5.10
D1	4.80	4.90	5.00
D2	4.01	4.21	4.31
е	1.17	1.27	1.37
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.54	3.64	3.74
E4	0.15	0.25	0.35
E5	0.26	0.36	0.46
Н	0.51	0.61	0.71
K	0.95		
L	0.51	0.61	0.71
L1	0.06	0.13	0.20
L2			0.10
Р	1.00	1.10	1.20
θ	8°	10°	12°

DS9349 - Rev 5 page 10/16



0.65 (x4) -1.27 -3.81

Figure 20. PowerFLAT 5x6 recommended footprint (dimensions are in mm)


8231817\_FOOTPRINT\_simp\_Rev\_20

DS9349 - Rev 5 page 11/16



#### 4.3 PowerFLAT 5x6 packing information

Figure 21. PowerFLAT 5x6 tape (dimensions are in mm)




Ao	6.30 +/- 0.1
Во	5.30 +/- 0.1
Ko	1.20 +/- 0.1
F	5.50 +/- 0.1
P1	8.00 +/- 0.1
w	12 00 +/- 0.3

- (I) Measured from centreline of sprocket hole to centreline of pocket.
- (II) Cumulative tolerance of 10 sprocket holes is ±0.20.
- (III) Measured from centreline of sprocket hole to centreline of pocket

Base and bulk quantity 3000 pcs All dimensions are in millimeters

8234350\_Tape\_rev\_C

Figure 22. PowerFLAT 5x6 package orientation in carrier tape



DS9349 - Rev 5 page 12/16



PART NO.

R25.00

R25.00

R25.00

R25.00

R1.10

R21.10

R1.10

R21.20

R1.10

R25.00

All dimensions are in millimeters

Figure 23. PowerFLAT 5x6 reel

8234350\_Reel\_rev\_C

DS9349 - Rev 5 page 13/16



# **Revision history**

Table 9. Document revision history

Date	Revision	Changes
21-May-2013	1	First release
23-Sep-2013  Document status promoted form preliminary to production data.  Inserted Section 2.1: Electrical characteristics (curves).		
25-Jul-2014	3	Modified: title and description  Modified: ID and PTOT values in cover page  Updated: Figure 13, 14, 15 and 16  Updated: Section 4: Package mechanical data  Minor text changes
03-Nov-2017	4	Updated title and features table on cover page.  Updated Table 2: "Absolute maximum ratings" and Table 7: "Source-drain diode".  Updated Figure 2: "Safe operating area" and Figure 3: "Normalized thermal impedance".  Updated Section 4.1: "PowerFLAT™ 5x6 type C package information".  Minor text changes
26-Feb-2020	5	Updated Section 4 Package information.  Minor text changes.

DS9349 - Rev 5 page 14/16



# **Contents**

1	Elec	trical ratings	2
2	Electrical characteristics		3
	2.1	Electrical characteristics (curves)	4
3	Test	circuits	6
4	Pack	Package information	
	4.1	PowerFLAT 5x6 type C package information	7
	4.2	PowerFLAT 5x6 type C SUBCON package information	9
	4.3	PowerFLAT 5x6 packing information	. 12
Rev	Revision history		



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics - All rights reserved

DS9349 - Rev 5 page 16/16