



# Automotive-grade N-channel 100 V, 2.3 mΩ typ., 180 A STripFET™ F7 Power MOSFET in a TO-220 package

Datasheet - production data





Figure 1: Internal schematic diagram



#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)max</sub>	ΙD
STP315N10F7	100 V	$2.7~\text{m}\Omega$	180 A

#### **Features**

- Designed for automotive applications and AEC-Q101 qualified
- Among the lowest R<sub>DS(on)</sub> on the market
- Excellent FoM (figure of merit)
- Low C<sub>rss</sub>/C<sub>iss</sub> ratio for EMI immunity
- High avalanche ruggedness

### **Applications**

Switching applications

### **Description**

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

**Table 1: Device summary** 

Order code	Marking	Package	Packaging
STP315N10F7	315N10F7	TO-220	Tube

Contents STP315N10F7

### Contents

1	Electrical ratings				
2	Electric	cal characteristics	4		
	2.1	Electrical characteristics (curves)	6		
3	Test cir	·cuits	8		
4	Packag	e information data	9		
	4.1	TO-220 type A package information	10		
5	Revisio	n history	12		

STP315N10F7 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	100	V
$V_{GS}$	Gate-source voltage	±20	٧
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25 °C	180	Α
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 100 °C	120	Α
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	720	Α
Ртот	Total dissipation at T <sub>C</sub> = 25 °C		W
Eas <sup>(3)</sup>	Single pulse avalanche energy (T <sub>J</sub> = 25 °C, L=0.55 mH, I <sub>AS</sub> =65 A)	1	J
TJ	Operating junction temperature range		°C
T <sub>stg</sub>	Storage temperature range		C

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	0.48	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	62.5	°C/W

<sup>&</sup>lt;sup>(1)</sup>Current limited by package.

<sup>&</sup>lt;sup>(2)</sup>Pulse width limited by safe operating area.

 $<sup>^{(3)}</sup>Starting \; T_J = 25^{\circ}C, \; I_D = 60 \; A, \; V_{DD} = 50 \; V.$ 

Electrical characteristics STP315N10F7

### 2 Electrical characteristics

(T<sub>C</sub> = 25 °C unless otherwise specified)

Table 4: On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_{D} = 250  \mu\text{A}$	100			V
		V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 100 V			1	μΑ
I <sub>DSS</sub>	I <sub>DSS</sub> Zero gate voltage drain current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 100 V, T <sub>C</sub> = 125 °C <sup>(1)</sup>			100	μΑ
Igss	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 20 V			100	nΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	2.5	3.5	4.5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 60 A		2.3	2.7	mΩ

#### Notes:

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		1	12800	ı	pF
Coss	Output capacitance	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 25 V, f = 1 MHz	•	3500	ı	pF
Crss	Reverse transfer capacitance	VGS = 0 V, VDS= 23 V, I = 1 IVII IZ		170	-	pF
Qg	Total gate charge	V <sub>DD</sub> = 50 V, I <sub>D</sub> = 180 A,	-	180	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V	-	78	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 14: "Test circuit for gate charge behavior")	1	34	1	nC

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 50V, I_D = 90 A,$	-	62	-	ns
tr	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$	-	108	-	ns
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 13: "Test circuit for resistive load switching times" and Figure 18: "Switching time waveform")	1	148	1	ns
t <sub>f</sub>	Fall time		-	40	-	ns

<sup>&</sup>lt;sup>(1)</sup>Defined by design, not subject to production test.

Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		180	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		720	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 60 A	-		1.5	٧
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 180 A, di/dt = 100 A/μs	-	85		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 80 V, T <sub>J</sub> = 150 °C (see Figure 15: "Test circuit for	-	200		nC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	-	4.7		Α

#### Notes:

 $<sup>\</sup>ensuremath{^{(1)}}\mbox{Pulse}$  width limited by safe operating area.

 $<sup>^{(2)}</sup>$ Pulse duration = 300 $\mu$ s, duty cycle 1.5%

### 2.2 Electrical characteristics (curves)




Figure 3: Thermal impedance

280tok

5=0.5

0.2

0.1

0.05

2th=k Rthj-c
5=tp/τ

Single pulse

10<sup>2</sup>

10<sup>3</sup>

10<sup>4</sup>

10<sup>3</sup>

10<sup>3</sup>

10<sup>4</sup>

10<sup>3</sup>

10<sup>3</sup>

10<sup>4</sup>

10<sup>3</sup>

10<sup>4</sup>

10<sup>5</sup>

10<sup>4</sup>


10<sup>5</sup>


10<sup>5</sup>


10<sup>6</sup>

10<sup>7</sup>

10<sup>8</sup>







STP315N10F7 Electrical characteristics

Figure 8: Capacitance variations

C AM14738v1
14000
12000
10000
8000
4000
2000
0 20 40 60 80 100 VDS(V)

Figure 9: Normalized on-resistance vs temperature

RDS(on) (norm) 2.0 ID = 60A

1.6 1.2 0.8 0.4 -75 -25 0 25 75 125 TJ(°C)

Figure 10: Normalized V<sub>(BR)DSS</sub> vs temperature

V<sub>(BR)DSS</sub> (norm)

1.04

1.02

1.00

0.98

0.96

0.94

-75


-25


25

75

125

TJ(°C)





Test circuits STP315N10F7

### 3 Test circuits





Figure 14: Test circuit for gate charge behavior


12 V 47 KΩ 100 nF D.U.T.


2200 PF 47 KΩ OVG

AM01469v1

Figure 15: Test circuit for inductive load switching and diode recovery times







# 4 Package information data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

# 4.1 TO-220 type A package information

Figure 19: TO-220 type A package outline




Table 8: TO-220 type A mechanical data

Dim	mm		
Dim.	Min.	Тур.	Max.
Α	4.40		4.60
b	0.61		0.88
b1	1.14		1.55
С	0.48		0.70
D	15.25		15.75
D1		1.27	
E	10.00		10.40
е	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13.00		14.00
L1	3.50		3.93
L20		16.40	
L30		28.90	
øΡ	3.75		3.85
Q	2.65		2.95

Revision history STP315N10F7

# 5 Revision history

**Table 9: Document revision history** 

Date	Revision	Changes		
07-Oct-2013	1	First release.		
27-May-2014	2	<ul><li>Modified: title and Features in cover page</li><li>Minor text changes</li></ul>		
12-Sep-2014	3	Modified: title, features and description in cover page.		
29-Aug-2016	4	Modified: Table 2: "Absolute maximum ratings" and Table 4: "On /off states"  Updated: Section 7.1: "TO-220 type A package information"  Minor text changes		

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved