STP240N10F7



N-channel 100 V, 2.85 mΩ typ., 110 A STripFET™ F7 Power MOSFET in a TO-220 package

Datasheet - production data





Figure 1. Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D
STP240N10F7	100 V	3.2 mΩ	110 A

- Ultra low on-resistance
- 100% avalanche tested

Applications

• High current switching applications

Description

This N-channel Power MOSFET utilizes the STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Table 1. Device summary

Order code	Marking	Package	Packaging
STP240N10F7	240N10F7	TO-220	Tube

Contents STP240N10F7

Contents

1	Electrical ratings	3
2	Electrical characteristics	4
	2.1 Electrical characteristics (curves)	6
3	Test circuits	8
4	Package mechanical data	9
5	Revision history 1	12

STP240N10F7 Electrical ratings

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	100	V
V _{GS}	Gate-source voltage	± 20	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25°C	110	Α
I _D ⁽¹⁾	Drain current (continuous) at T _C =100°C	110	Α
I _{DM} ⁽²⁾	Drain current (pulsed)	440	Α
P _{TOT}	Total dissipation at T _C = 25°C	300	W
E _{AS} (3)	Single pulse avalanche energy	500	mJ
T _j	Operating junction temperature	55 to 175	°C
T _{stg}	Storage temperature	- 55 to 175	

^{1.} Current limited by package.

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.5	°C/W
R _{thj-amb}	Thermal resistance junction-ambient max	62.5	°C/W

^{2.} Pulse width limited by safe operating area.

^{3.} Starting T_j =25°C, I_d =45A, V_{dd} =50V

Electrical characteristics STP240N10F7

2 Electrical characteristics

(T_{CASE} = 25 °C unless otherwise specified).

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0, I_D = 250 \mu A$	100			V
	I _{DSS} Zero gate voltage drain current	V _{GS} = 0, V _{DS} = 100 V			1	μΑ
I _{DSS}		V _{GS} = 0, V _{DS} = 100 V, T _C = 125°C			100	μΑ
I _{GSS}	Gate body leakage current	$V_{DS} = 0, V_{GS} = +20 \text{ V}$			100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2.5		4.5	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 60 A		2.85	3.2	mΩ

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	11550	-	pF
C _{oss}	Output capacitance	$V_{GS} = 0, V_{DS} = 25 V,$ f = 1 MHz	-	2950	-	pF
C _{rss}	Reverse transfer capacitance		-	217	-	pF
Qg	Total gate charge	V _{DD} = 50 V, I _D = 110 A,	-	160	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 10 V	-	48	-	nC
Q_{gd}	Gate-drain charge	(see Figure 14)	-	38	-	nC

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V_{DD} = 50 V, I_D = 90 A R_G = 4.7 Ω V_{GS} = 10 V (see Figure 13, Figure 18)	1	49	-	ns
t _r	Rise time		-	139	-	ns
t _{d(off)}	Turn-off delay time		-	110	-	ns
t _f	Fall time		1	112	-	ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		110	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		440	Α
V _{SD} ⁽²⁾	Forward on voltage	V _{GS} =0, I _{SD} =110 A	-		1.2	V
t _{rr}	Reverse recovery time	I _{SD} =110 A,	-	108		ns
Q _{rr}	Reverse recovery charge	di/dt = 100 A/µs, V _{DD} =80 V, Tj=150°C (see <i>Figure 15</i>)	-	315		nC
I _{RRM}	Reverse recovery current		-	5.8		Α

^{1.} Pulse width limited by safe operating area.

^{2.} Pulse duration = 300µs, duty cycle 1.5%

Electrical characteristics STP240N10F7

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area

Figure 3. Thermal impedance




Figure 4. Output characteristics

10

VDS(V)




Figure 5. Transfer characteristics




Figure 6. Gate charge vs gate-source voltage






Figure 7. Static drain-source on-resistance



6/13 DocID023934 Rev 3

Figure 8. Capacitance variations


Figure 9. Normalized gate threshold voltage vs temperature



VGS(th) GIPG070720141441SA (norm) ID=250µA ID=25

Figure 10. Normalized on-resistance vs temperature

Figure 11. Normalized $V_{(BR)DSS}$ vs temperature







Figure 12. Source-drain diode forward characteristics



Test circuits STP240N10F7

3 Test circuits

Figure 13. Switching times test circuit for resistive load

Figure 14. Gate charge test circuit




Figure 15. Test circuit for inductive load switching and diode recovery times

Figure 16. Unclamped inductive load test circuit





Figure 17. Unclamped inductive waveform

Figure 18. Switching time waveform



57/

4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.



øΡ Ε H1 D <u>D1</u> L20 L30 b1(X3) -- b (X3) _e1___ 0015988_typeA_Rev_T

Figure 19. TO-220 type A drawing

Table 8. TO-220 type A mechanical data

D:	1,000 01 10 12	mm	
Dim.	Min.	Тур.	Max.
А	4.40		4.60
b	0.61		0.88
b1	1.14		1.70
С	0.48		0.70
D	15.25		15.75
D1		1.27	
E	10		10.40
е	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13		14
L1	3.50		3.93
L20		16.40	
L30		28.90	
øΡ	3.75		3.85
Q	2.65		2.95

Revision history STP240N10F7

5 Revision history

Table 9. Document revision history

Date	Revision	Changes
19-Nov-2012	1	Initial version.
08-Oct-2013	2	Updated V _{GS(th)} typical value in <i>Table 4: On/off states</i> .
14-Jul-2014	3	 Document status promoted from preliminary data to production data Modified: title Modified: I_D values in cover page Modified: I_D and I_{DM} values in <i>Table 2</i> Added: E_{AS} value and note 3 in <i>Table 2</i> Modified: I_{DSS}, I_{GSS} and V_{GS(th)} values in <i>Table 4</i> Modified: the entire typical values in <i>Table 5</i> and 6 Modified: max values and I_{SD} values Added: Section 2.1: Electrical characteristics (curves) Updated: Section 4: Package mechanical data Minor text changes

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics - All rights reserved

