

AOTF66811L

80V N-Channel AlphaSGT2 ™

General Description

- Trench Power AlphaSGT2TM technology
 Low R_{DS(ON)} and optimized switching performance
- RoHS 2.0 and Halogen-Free Compliant

Product Summary

80V I_D (at $V_{GS}=10V$) 80A R_{DS(ON)} (at V_{GS}=10V) < 3mΩ


 $R_{DS(ON)}$ (at V_{GS} =8V) < 3.4mΩ


Applications

- Industrial Application
- Telecom and Server Power Supply

100% UIS Tested 100% Rg Tested







Orderable Part Number Package Type		Form	Minimum Order Quantity	
AOTF66811L	TO-220F	Tube	1000	

Absolute Maximum Ratings T_A=25°C unless otherwise noted

Parameter		Symbol	Maximum	Units		
Drain-Source Voltage		V_{DS}	80	V		
Gate-Source Voltage		V_{GS}	±20	V		
Continuous Drain	T _C =25°C	1-	80			
Current G	T _C =100°C	I _D	51	Α		
Pulsed Drain Current	С	I _{DM}	320	7		
Continuous Drain	T _A =25°C	ı	39	А		
Current	T _A =70°C	IDSM	31	^		
Avalanche Current ^C		I _{AS}	75	Α		
Avalanche energy	L=0.1mH	E _{AS}	281	mJ		
	T _C =25°C	P _D	34	W		
Power Dissipation ^B	T _C =100°C	- P	14	1 vv		
	T _A =25°C	Ь	8.3	W		
Power Dissipation ^A	T _A =70°C	P _{DSM}	5.3	l vv		
Junction and Storage Temperature Range		T_J, T_{STG}	-55 to 150	°C		

Thermal Characteristics						
Parameter		Symbol	ymbol Typ Max		Units	
Maximum Junction-to-Ambient A	t ≤ 10s	$R_{\theta JA}$	10	15	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	ГС⊕ЈА	45	60	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	3	3.6	°C/W	



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
STATIC F	PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$		80			V
I _{DSS}	Zero Gate Voltage Drain Current	V_{DS} =80V, V_{GS} =0V				1	μA
DSS	Zelo Gale Vollage Dialii Current		T _J =55°C			5	μΛ
I _{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V				±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$		2.6	3.2	3.8	V
		V_{GS} =10V, I_D =20A			2.5	3	mΩ
R _{DS(ON)}	Static Drain-Source On-Resistance		T _J =125°C		3.6	4.4	mtz
		V_{GS} =8V, I_D =20A			2.7	3.4	mΩ
g _{FS}	Forward Transconductance	$V_{DS}=5V$, $I_{D}=20A$			90		S
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V			0.7	1	V
Is	Maximum Body-Diode Continuous Cur	urrent				40	Α
DYNAMIC	PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =40V, f=1MHz			5750		pF
Coss	Output Capacitance				1580		pF
C_{rss}	Reverse Transfer Capacitance	7			30		pF
R_g	Gate resistance	f=1MHz		0.5	1.0	1.5	Ω
SWITCHI	NG PARAMETERS						
Q _g (10V)	Total Gate Charge	V _{GS} =10V, V _{DS} =40V, I _D =20A			77	110	nC
Q_{gs}	Gate Source Charge				21		nC
Q_{gd}	Gate Drain Charge				15		nC
Q _{oss}	Output Charge	V_{GS} =0V, V_{DS} =40V			112		nC
t _{D(on)}	Turn-On DelayTime				19		ns
t _r	Turn-On Rise Time	$\begin{aligned} &V_{\text{GS}}\text{=}10\text{V, }V_{\text{DS}}\text{=}40\text{V, }R_{\text{L}}\text{=}2.0\Omega, \\ &R_{\text{GEN}}\text{=}3\Omega \end{aligned}$			7		ns
$t_{D(off)}$	Turn-Off DelayTime				45		ns
t _f	Turn-Off Fall Time				10		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs			35		ns
Q_{rr}	Body Diode Reverse Recovery Charge	I_F =20A, di/dt=500A/ μ s			175		nC

A. The value of R_{0JA} is measured, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R_{0JA} t≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design, and the maximum temperature of 150° C may be used if the PCB allows it.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms_and_conditions_of_sale

Rev 1.2: May 2024 www.aosmd.com Page 2 of 6

B. The power dissipation P_D is based on $T_{J(MAX)}=150^{\circ}$ C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J_{(MAX)}}$ =150 $^{\circ}$ C.

D. The R_{0JA} is the sum of the thermal impedance from junction to case R_{0JC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =150° C. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.


H. These tests are performed, in a still air environment with T_A =25° C.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




 $V_{\rm DS}$ (Volts) Figure 1: On-Region Characteristics (Note E)




V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)




 ${
m I_D}\left({
m A}\right)$ Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)




V_{GS} (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage
(Note E)



V_{SD} (Volts)
Figure 6: Body-Diode Characteristics
(Note E)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS







100

T_{CASE} (° C)
Figure 12: Power De-rating (Note F)








V_{DS} (Volts) Figure 14: Coss stored Energy

Junction-to-Ambient (Note H)



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms






Figure D: Diode Recovery Test Circuit & Waveforms





Rev 1.2: May 2024 **www.aosmd.com** Page 6 of 6