


N-channel 80 V, 4.0 mΩ typ., 120 A STripFET F7 Power MOSFET in a PowerFLAT 5x6 package



PowerFLAT 5x6



Features

Order code	V _{DS}	R _{DS(on)} max.	l _D	P _{TOT}
STL120N8F7	80 V	4.8 mΩ	120 A	140 W

- Among the lowest R_{DS(on)} on the market
- Excellent FoM (figure of merit)
- Low C_{rss}/C_{iss} ratio for EMI immunity
- · High avalanche ruggedness

Applications

· Switching applications

Description

This N-channel Power MOSFET utilizes STripFET F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.



Product status link STL120N8F7

Product summary			
Order code	STL120N8F7		
Marking	120N8F7		
Package	PowerFLAT 5x6		
Packing	Tape and reel		



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage	80	V
V _{GS}	Gate-source voltage	±20	V
ı (1)	Drain current (continuous) at T _C = 25 °C	120	
I _D ⁽¹⁾	Drain current (continuous) at T _C = 100 °C	90	_ A
I _{DM} ⁽¹⁾ (2)	Drain current (pulsed)	480	Α
1 (3)	Drain current (continuous) at T _{pcb} = 25 °C	23	
I _D (3)	Drain current (continuous) at T _{pcb} = 100 °C	17	_ A
I _{DM} ⁽²⁾⁽³⁾	Drain current (pulsed)	92	Α
P _{TOT} ⁽¹⁾	Total dissipation at T _C = 25 °C	140	W
P _{TOT} ⁽³⁾	Total dissipation at T _{pcb} = 25 °C	4.8	W
T _{stg}	Storage temperature range	55 to 475	**
TJ	Operating junction temperature range	-55 to 175	°C

- 1. This value is rated according to R_{thj-c} .
- 2. Pulse width is limited by safe operating area.
- 3. This value is rated according to $R_{thj-pcb}$.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	31.3	°C/W
R _{thj-case}	Thermal resistance junction-case	1.05	C/VV

1. When mounted on a 1-inch 2 FR-4 board, 2oz Cu, t < 10 s.

DS10754 - Rev 6 page 2/16



2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 3. Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 1 mA	80			V
I _{DSS}	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 80 V			1	μΑ
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = 20 V			100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2.5		4.5	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 11.5 A		4.0	4.8	mΩ

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	4600	-	
C _{oss}	Output capacitance	$V_{DS} = 40 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$	-	800	-	pF
C _{rss}	Reverse transfer capacitance		-	64	-	
Qg	Total gate charge	V _{DD} = 40 V, I _D = 23 A, V _{GS} = 10 V	-	60	-	
Q _{gs}	Gate-source charge	(see Figure 13. Test circuit for gate	-	24.7	-	nC
Q _{gd}	Gate-drain charge	charge behavior)		14.8	-	
R _G	Gate input resistance	I _D = 0 A, gate DC bias = 0 V, f = 1 MHz, magnitude of alternative signal = 20 mV	-		2.0	Ω

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 40 V, I _D = 11.5 A,	-	34.5	-	
t _r	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	16.8	-	
t _{d(off)}	Turn-off delay time	(see Figure 12. Test circuit for resistive load switching times and	-	60	-	ns
t _f	Fall time	Figure 17. Switching time waveform)	-	15.4	-	

Table 6. Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 23 A	-		1.2	V
t _{rr}	Reverse recovery time	I _{SD} = 23 A, di/dt = 100 A/μs, V _{DD} = 64 V (see Figure 14. Test circuit for inductive	-	48.6		ns
Q _{rr}	Reverse recovery charge		-	65.6		nC
I _{RRM}	Reverse recovery current	load switching and diode recovery times)	-	2.7		Α


^{1.} Pulse test: pulse duration = $300 \mu s$, duty cycle 1.5%.


DS10754 - Rev 6 page 3/16





2.1 Electrical characteristics curves











DS10754 - Rev 6 page 4/16



Figure 7. Capacitance variations

C (pF)

10 3

C (ss)

C (pF)

Figure 8. Normalized gate threshold voltage vs temperature GIPG270715OD8FLVTH $V_{\text{GS(th)}}$ (norm.) I_D = 250 μA 1.1 1.0 0.9 8.0 0.7 0.6 0.5 25 75 125 175 T_i (°C) -25

Figure 9. Normalized on-resistance vs temperature

R DS(on) (norm.)

2.0 V GS = 10 V

1.8

1.6

1.4


1.2


1.0

0.8

0.6

-75 -25 25 75 125 175 T_J (°C)





DS10754 - Rev 6 page 5/16



3 Test circuits

Figure 12. Test circuit for resistive load switching times




Figure 13. Test circuit for gate charge behavior




Figure 14. Test circuit for inductive load switching and diode recovery times




Figure 15. Unclamped inductive load test circuit




Figure 16. Unclamped inductive waveform





Figure 17. Switching time waveform



DS10754 - Rev 6 page 6/16



4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 PowerFLAT 5x6 type C package information

Figure 18. PowerFLAT 5x6 type C package outline

D3

D2


D5

D5

D5

D4

Bottom view



8231817_typeC_Rev20

DS10754 - Rev 6 page 7/16



Table 7. PowerFLAT 5x6 type C package mechanical data


Dim.		mm	
Dim.	Min.	Тур.	Max.
Α	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.20
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.20
D5	0.25	0.40	0.55
D6	0.15	0.30	0.45
е		1.27	
E	5.95	6.15	6.35
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.75	0.90	1.05
K	1.05		1.35
L	0.725		1.025
L1	0.05	0.15	0.25
θ	0°		12°


DS10754 - Rev 6 page 8/16



4.2 PowerFLAT 5x6 type C SUBCON package information

Figure 19. PowerFLAT 5x6 type C SUBCON package outline





8472137_SUBCON_998G_REV4

DS10754 - Rev 6 page 9/16



Table 8. PowerFLAT 5x6 type C SUBCON package mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
A	0.90	0.95	1.00
A1		0.02	
b	0.35	0.40	0.45
b1		0.30	
С	0.21	0.25	0.34
D			5.10
D1	4.80	4.90	5.00
D2	4.01	4.21	4.31
е	1.17	1.27	1.37
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.54	3.64	3.74
E4	0.15	0.25	0.35
E5	0.26	0.36	0.46
Н	0.51	0.61	0.71
K	0.95		
L	0.51	0.61	0.71
L1	0.06	0.13	0.20
L2			0.10
Р	1.00	1.10	1.20
θ	8°	10°	12°

DS10754 - Rev 6 page 10/16



0.65 (x4) -1.27 -3.81

Figure 20. PowerFLAT 5x6 recommended footprint (dimensions are in mm)


8231817_FOOTPRINT_simp_Rev_20

DS10754 - Rev 6 page 11/16



4.3 PowerFLAT 5x6 packing information

Figure 21. PowerFLAT 5x6 tape (dimensions are in mm)




- Ao 6.30 +/- 0.1
 Bo 5.30 +/- 0.1
 Ko 1.20 +/- 0.1
 F 5.50 +/- 0.1
 P1 8.00 +/- 0.1
- (I) Measured from centreline of sprocket hole to centreline of pocket.
- (II) Cumulative tolerance of 10 sprocket holes is ±0.20.
- (III) Measured from centreline of sprocket hole to centreline of pocket

Base and bulk quantity 3000 pcs All dimensions are in millimeters

8234350_Tape_rev_C

Figure 22. PowerFLAT 5x6 package orientation in carrier tape



DS10754 - Rev 6 page 12/16



PART NO.

R25.00

R25.

Figure 23. PowerFLAT 5x6 reel

8234350_Reel_rev_C

DS10754 - Rev 6 page 13/16



Revision history

Table 9. Document revision history

Date	Revision	Changes
09-Dec-2014	1	First release.
		Text and formatting changes throughout document.
		Datasheet status promoted from preliminary data to production data.
27-Jul-2015	2	In section Electrical characteristics:
		- updated tables Dynamic, Switching times and Source-drain diode
		- added section Electrical characteristics (curves)
25-Jan-2016	3	Inserted R _G parameter in Dynamic.
09-Feb-2016	4	Updated Table 4: "Static" and Section 4.1: "PowerFLAT™ 5x6 type C
09-Feb-2010	4	package information".
		Removed maturity status indication from cover page.
02-Nov-2018	-	Updated title and features in cover page.
02-N0V-2016	5	Updated Table 3. Static and Figure 6. Static drain-source on-resistance.
		Minor text changes.
25-Feb-2020	6	Updated Section 4 Package information.
20-F60-2020	6	Minor text changes.

DS10754 - Rev 6 page 14/16



Contents

1	Elec	trical ratings	2
2	Elec	trical characteristics	3
	2.1	Electrical characteristics (curves)	4
3	Test	circuits	6
4	Pack	age information	7
	4.1	PowerFLAT 5x6 type C package information	7
	4.2	PowerFLAT 5x6 type C SUBCON package information	9
	4.3	PowerFLAT 5x6 packing information	. 12
Rev	ision	history	.14



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics - All rights reserved

DS10754 - Rev 6 page 16/16