

MOSFET

OptiMOS[™]5 Power-Transistor, 100 V


Features


- Ideal for high frequency switching and sync. rec.
 Excellent gate charge x R_{DS(on)} product (FOM)
 Very low on-resistance R_{DS(on)}
 N-channel, normal level

- 100% avalanche tested
- Pb-free plating; RoHS compliant
 Qualified according to JEDEC¹⁾ for target applications
 Halogen-free according to IEC61249-2-21



Table 1 Hog 1 direction and the control of the cont							
Parameter	Value	Unit					
V _{DS}	100	V					
R _{DS(on),max}	3.9	mΩ					
I _D	100	A					
Q _{oss}	98	nC					
Q _G (0V10V)	76	nC					











Type / Ordering Code	Package	Marking	Related Links
IPP039N10N5	PG-TO220-3	039N10N5	-

OptiMOS[™]5 Power-Transistor, 100 V IPP039N10N5



Table of Contents

Description	1
Maximum ratings	3
Thermal characteristics	3
Electrical characteristics	4
Electrical characteristics diagrams	6
Package Outlines	0
Revision History	1
Trademarks 1	1
Disclaimer	1

OptiMOS[™]5 Power-Transistor, 100 V iPP039N10N5



1 Maximum ratings at T_A =25 °C, unless otherwise specified

Table 2 **Maximum ratings**

Davamento.	Comple al		Values			Nata / Taat Oan dition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Continuous drain current	I _D	-	-	100 100	А	T _C =25 °C T _C =100 °C	
Pulsed drain current ¹⁾	I _{D,pulse}	-	-	400	Α	<i>T</i> _C =25 °C	
Avalanche energy, single pulse ²⁾	E AS	-	-	196	mJ	I _D =100 A, R _{GS} =25 Ω	
Gate source voltage	V _{GS}	-20	-	20	V	-	
Power dissipation	P _{tot}	-	-	188	W	<i>T</i> _C =25 °C	
Operating and storage temperature	$T_{\rm j},~T_{\rm stg}$	-55	-	175	°C	IEC climatic category; DIN IEC 68-1: 55/175/56	

2 Thermal characteristics

Table 3 Thermal characteristics

Dovomotov	Cumbal	Values			11	Note / Took Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Thermal resistance, junction - case	R _{thJC}	-	0.5	8.0	K/W	-	
Thermal resistance, junction - ambient, minimal footprint	R _{thJA}	_	-	62	K/W	-	
Thermal resistance, junction - ambient, 6 cm ² cooling area ³⁾	R _{thJA}	-	-	40	K/W	-	
Soldering temperature, wave and reflow soldering are allowed	T _{sold}	-	-	260	°C	reflow MSL1	

See Diagram 3 for more detailed information
 See Diagram 13 for more detailed information
 Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 μm thick) copper area for drain connection. PCB is vertical in still air.



3 Electrical characteristics

Table 4 Static characteristics

Barranatan	0		Values				
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Drain-source breakdown voltage	V _{(BR)DSS}	100	-	-	V	V _{GS} =0 V, I _D =1 mA	
Gate threshold voltage	$V_{\rm GS(th)}$	2.2	3.0	3.8	V	V _{DS} =V _{GS} , I _D =125 μA	
Zero gate voltage drain current	I _{DSS}	-	0.1 10	1 100	μΑ	V _{DS} =100 V, V _{GS} =0 V, T _j =25 °C V _{DS} =100 V, V _{GS} =0 V, T _j =125 °C	
Gate-source leakage current	I_{GSS}	-	1	100	nA	V _{GS} =20 V, V _{DS} =0 V	
Drain-source on-state resistance	R _{DS(on)}	-	3.2 3.8	3.9 4.7	mΩ	V _{GS} =10 V, I _D =50 A V _{GS} =6 V, I _D =25 A	
Gate resistance ¹⁾	R _G	-	1.4	2.1	Ω	-	
Transconductance	g fs	65	130	-	S	$ V_{DS} > 2 I_D R_{DS(on)max}, I_D = 50 A$	

Table 5 Dynamic characteristics¹⁾

Davamatav	Symph al	Values					
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Input capacitance	C _{iss}	-	5400	7000	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz	
Output capacitance	Coss	-	830	1100	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz	
Reverse transfer capacitance	C _{rss}	-	37	65	pF	V _{GS} =0 V, V _{DS} =50 V, <i>f</i> =1 MHz	
Turn-on delay time	$t_{\sf d(on)}$	-	17	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G,ext}$ =1.6 Ω	
Rise time	t _r	-	10	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G,ext}$ =1.6 Ω	
Turn-off delay time	$t_{\sf d(off)}$	-	35	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G,ext}$ =1.6 Ω	
Fall time	t _f	-	10	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G,ext}$ =1.6 Ω	

Table 6 Gate charge characteristics²⁾

Parameter	Cumbal	Values			Unit	Note / Test Condition	
Faranietei	Symbol	Min.	Тур.	Max.	Ullit	Note / Test Condition	
Gate to source charge	Q _{gs}	-	24	-	nC	V_{DD} =50 V, I_{D} =50 A, V_{GS} =0 to 10 V	
Gate to drain charge ¹⁾	Q _{gd}	-	15	23	nC	V _{DD} =50 V, I _D =50 A, V _{GS} =0 to 10 V	
Switching charge	Q _{sw}	-	23	-	nC	V _{DD} =50 V, I _D =50 A, V _{GS} =0 to 10 V	
Gate charge total ¹⁾	Qg	-	76	95	nC	V_{DD} =50 V, I_{D} =50 A, V_{GS} =0 to 10 V	
Gate plateau voltage	V _{plateau}	-	4.5	-	V	V _{DD} =50 V, I _D =50 A, V _{GS} =0 to 10 V	
Output charge ¹⁾	Qoss	-	98	130	nC	V _{DD} =50 V, V _{GS} =0 V	

 $^{^{1)}}$ Defined by design. Not subject to production test. $^{2)}$ See "Gate charge waveforms" for parameter definition

OptiMOS[™]5 Power-Transistor, 100 V IPP039N10N5





Table 7 Reverse diode

Danamatan	Cymphal		Values			Nata / Tank Can diking	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Diode continous forward current	Is	-	-	100	Α	T _C =25 °C	
Diode pulse current	I _{S,pulse}	-	-	400	Α	T _C =25 °C	
Diode forward voltage	V _{SD}	-	0.9	1.2	V	V _{GS} =0 V, I _F =50 A, T _j =25 °C	
Reverse recovery time ¹⁾	<i>t</i> _{rr}	-	54	108	ns	V _R =50 V, I _F =50 A, di _F /dt=100 A/μs	
Reverse recovery charge ¹⁾	Qrr	-	87	174	nC	V _R =50 V, I _F =50 A, di _F /dt=100 A/μs	





4 Electrical characteristics diagrams






























5 Package Outlines



DIM	MILLIM	ETERS	INCH	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.30	4.57	0.169	0.180	
A1	1.17	1.40	0.046	0.055	
A2	2.15	2.72	0.085	0.107	
b	0.65	0.86	0.026	0.034	
b1	0.95	1.40	0.037	0.055	
b2	0.95	1.15	0.037	0.045	
b3	0.65	1.15	0.026	0.045	
С	0.33	0.60	0.013	0.024	
D	14.81	15.95	0.583	0.628	
D1	8.51	9.45	0.335	0.372	
D2	12.19	13.10	0.480	0.516	
Ε	9.70	10.36	0.382	0.408	
E1	6.50	8.60	0.256	0.339	
е	2.	54	0.100		
e1	5.0	08	0.200		
N		3	;	3	
H1	5.90	6.90	0.232	0.272	
L	13.00	14.00	0.512	0.551	
L1	-	4.80	-	0.189	
øΡ	3.60	3.89	0.142	0.153	
Q	2.60	3.00	0.102	0.118	




Figure 1 Outline PG-TO220-3, dimensions in mm/inches

OptiMOS[™]5 Power-Transistor, 100 V IPP039N10N5



Revision History

IPP039N10N5

Revision: 2016-11-22, Rev. 2.0

Previous Revision

Revision	Date	Subjects (major changes since last revision)			
2.0	2016-11-22	Release of final version			

Trademarks of Infineon Technologies AG

 $AURIX^{\intercal}, C166^{\intercal}, CanPAK^{\intercal}, CIPOS^{\intercal}, CoolGaN^{\intercal}, CoolMOS^{\intercal}, CoolSet^{\intercal}, CoolSet^{\intercal}, CoolSet^{\intercal}, CoolSet^{\intercal}, Corecontrol^{\intercal}, Crossave^{\intercal}, Dave^{\intercal}, Di-Pol^{\intercal}, DrBlade^{\intercal}, EasyPIM^{\intercal}, EconoBRIDGE^{\intercal}, EconoDual^{\intercal}, EconoPlol^{\intercal}, EconoPlol^{$

Trademarks updated August 2015

Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2016 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.