

# AONS66817

80V N-Channel AlphaSGT2<sup>™</sup>

# **General Description**

- AlphaSGT<sup>TM</sup> N-Channel Power MOSFET
- Low R<sub>DS(ON)</sub>
- Low Gate Charge
- Enhanced body diode performance
- RoHS 2.0 and Halogen-Free Compliant

# **Applications**


- DC Motor Drive and BMS industrial application.
- Synchoronous Rectification in DC/DC and AC/DC Converters.

## **Product Summary**

 $\begin{array}{ll} V_{DS} & 80V \\ I_{D} \; (at \; V_{GS} \! = \! 10V) & 120A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10V) & < 4.1 m\Omega \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 8V) & < 4.7 m\Omega \end{array}$ 

100% UIS Tested 100% Rg Tested





Orderable Part Number	Package Type	Form	Minimum Order Quantity			
AONS66817	DFN 5x6	Tape & Reel	3000			
Absolute Maximum Ratings T₄=25°C unless otherwise noted						

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V <sub>DS</sub>	80	V	
Gate-Source Voltage		$V_{GS}$	±20	V	
Continuous Drain	T <sub>C</sub> =25°C		120		
Current	T <sub>C</sub> =100°C	I <sub>D</sub>	77	А	
Pulsed Drain Current <sup>c</sup>		I <sub>DM</sub>	210	7	
Continuous Drain	T <sub>A</sub> =25°C		28	A	
Current	T <sub>A</sub> =70°C	IDSM	23	^	
Avalanche Current C	Avalanche Current <sup>C</sup>		50	A	
Avalanche energy L=0.1mH <sup>C</sup>		E <sub>AS</sub>	125	mJ	
	T <sub>C</sub> =25°C	P <sub>D</sub>	113	W	
Power Dissipation <sup>B</sup>	T <sub>C</sub> =100°C	L D	45	VV	
	T <sub>A</sub> =25°C	D	6.2	W	
Power Dissipation <sup>A</sup>	T <sub>A</sub> =70°C	P <sub>DSM</sub>	4	VV	
Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	°C	

Thermal Characteristics						
Parameter		Symbol	Symbol Typ Max		Units	
Maximum Junction-to-Ambient A	t ≤ 10s	D	15	20	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	40	50	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.9	1.1	°C/W	



#### Electrical Characteristics (T<sub>.i</sub>=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
STATIC F	PARAMETERS					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	80			V
l	Zero Gate Voltage Drain Current	V <sub>DS</sub> =80V, V <sub>GS</sub> =0V			1	μA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	T <sub>J</sub> =55°0	С		5	μΛ
I <sub>GSS</sub>	Gate-Body leakage current	$V_{DS}=0V, V_{GS}=\pm 20V$			±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_D=250\mu A$	2.5	3.1	3.8	V
		V <sub>GS</sub> =10V, I <sub>D</sub> =20A		3.4	4.1	mΩ
$R_{DS(ON)}$	Static Drain-Source On-Resistance	T <sub>J</sub> =125°0	С	5.8	7.2	11122
		$V_{GS}$ =8V, $I_D$ =20A		3.7	4.7	mΩ
g <sub>FS</sub>	Forward Transconductance	$V_{DS}=5V$ , $I_{D}=20A$		90		S
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =1A, V <sub>GS</sub> =0V		0.7	1	V
Is	Maximum Body-Diode Continuous Curr	rent			120	Α
DYNAMIC	CPARAMETERS					
C <sub>iss</sub>	Input Capacitance			2860		pF
C <sub>oss</sub>	Output Capacitance	$V_{GS}$ =0V, $V_{DS}$ =40V, f=1MHz		790		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			16		pF
$R_g$	Gate resistance	f=1MHz	0.9	1.8	2.7	Ω
SWITCHI	NG PARAMETERS					
Q <sub>g</sub> (10V)	Total Gate Charge			38	54	nC
$Q_{gs}$	Gate Source Charge	$V_{GS}$ =10V, $V_{DS}$ =40V, $I_{D}$ =20A		9.2		nC
$Q_{gd}$	Gate Drain Charge			8.2		nC
Q <sub>oss</sub>	Output Charge	$V_{GS}$ =0V, $V_{DS}$ =40V		58		nC
t <sub>D(on)</sub>	Turn-On DelayTime			12.5		ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ =10V, $V_{DS}$ =40V, $R_L$ =2 $\Omega$ ,		6		ns
$t_{D(off)}$	Turn-Off DelayTime	$R_{GEN}=3\Omega$		37		ns
t <sub>f</sub>	Turn-Off Fall Time			7		ns
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =20A, di/dt=500A/μs		29		ns
$Q_{rr}$	Body Diode Reverse Recovery Charge	I <sub>F</sub> =20A, di/dt=500A/μs		125		nC

A. The value of R<sub>8JA</sub> is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub> =25° C. The Power dissipation P<sub>DSM</sub> is based on R<sub>BJA</sub> t≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

Rev.1.1:January 2024 www.aosmd.com Page 2 of 6

the user's specific board design.

B. The power dissipation P<sub>D</sub> is based on T<sub>J(MAX)</sub>=150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature T<sub>J(MAX)</sub>=150° C.

D. The R<sub>NJA</sub> is the sum of the thermal impedance from junction to case R<sub>NJC</sub> and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300 µs pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a

maximum junction temperature of T<sub>J(MAX)</sub>=150° C. The SOA curve provides a single pulse rating.


G. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25° C.




## TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



 $V_{\rm DS}$  (Volts) Figure 1: On-Region Characteristics (Note E)



V<sub>GS</sub> (Volts) Figure 2: Transfer Characteristics (Note E)



 ${\rm I_D}\left( {\rm A} \right)$  Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)






Figure 4: On-Resistance vs. Junction Temperature
(Note E)




V<sub>GS</sub> (Volts) Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




V<sub>SD</sub> (Volts) Figure 6: Body-Diode Characteristics (Note E)



## TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



 $Q_g$  (nC) Figure 7: Gate-Charge Characteristics



V<sub>DS</sub> (Volts)
Figure 8: Capacitance Characteristics






Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Case (Note F)




Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




## TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




T<sub>CASE</sub> (° C)
Figure 12: Power De-rating (Note F)




T<sub>CASE</sub> (° C)
Figure 13: Current De-rating (Note F)



V<sub>DS</sub> (Volts) Figure 14: Coss stored Energy



Pulse Width (s)
Figure 15: Single Pulse Power Rating Junctionto-Ambient (Note G)



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note G)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms






Figure D: Diode Recovery Test Circuit & Waveforms





Rev.1.1:January 2024 **www.aosmd.com** Page 6 of 6