

# Digital Systems Design and Laboratory

## [ 13. Analysis of Clocked Sequential Circuits ]

Chung-Wei Lin

[cwlin@csie.ntu.edu.tw](mailto:cwlin@csie.ntu.edu.tw)

CSIE Department

National Taiwan University

# Outline


- ❑ **A Sequential Parity Checker**
- ❑ Analysis by Signal Tracing and Timing Charts
- ❑ State Tables and Graphs
- ❑ General Models for Sequential Circuits

# Parity Checker (1/3)

## ❑ Error detection

- Add an extra bit (parity bit) when transmitting or storing binary data
- When the total number of 1 bits in the block (data bits + parity bit) is odd (even), we say the parity is odd (even)

加一個 bit 讓 1 的個數是偶數




Even Parity		Odd Parity	
0000000	0	0000000	1
0000001	1	0000001	0
0110110	0	0110110	1
1010101	0	1010101	1
0111000	1	0111000	0


# Parity Checker (2/3)

## □ Design an odd-parity checker

- $Z = 1$  if total # of 1's is odd
- $Z = 0$  if total # of 1's is even
  - $Z = 0 \rightarrow$  an error occurs in odd-parity protocol
  - Initially,  $Z = 0$  since initially we have received zero 1s, and zero is even, so this means that an error occurs  $\gg Z = 1$





## □ Timing chart of the odd parity checker (falling-edge triggered)



# Parity Checker (3/3)

## State graph



## State table

Present State	Next State		Present Output (Z)
	X = 0	X = 1	
$S_0$	$S_0$	$S_1$	0
$S_1$	$S_1$	$S_0$	1



Q	$Q^+$		Present Output (Z)
	X = 0	X = 1	
0	0	1	0
1	1	0	1

# Outline


- ❑ A Sequential Parity Checker
- ❑ **Analysis by Signal Tracing and Timing Charts**
- ❑ State Tables and Graphs
- ❑ General Models for Sequential Circuits

# Analysis of Clocked Sequential Circuits

## □ Find the output sequence resulting from a given input one

➤ Draw a timing chart to show inputs, clock, flip-flop states, outputs

1. Assume an initial state of flip-flops (reset to 0)
2. For the first input, determine the circuit outputs and flip-flop inputs
3. Determine the new flip-flop states after the next active clock edge
4. Determine the outputs for the new states
5. Repeat 2--4 for each input pattern




# Type I: Moore Machine


## Moore machine: the output depends only on the present state

- The output which corresponds to a given input appears until after the active clock edge

- 因為  $Z$  只 depend on  $A, B$  (present state), 所以 output  $Z$  只有在 state change 時改變



比如說一開始  $AB = 00$  在第一個 rising edge 時變成  $AB = 10$  (state change)  
 >>  $Z$  在此時改變



$X = 01101$   
 $A = 010101$   
 $B = 001111$   
 $Z = 011010$




# Type II: Mealy Machine

❑ Mealy machine: the output depends on both the present state and on the inputs


➤ False outputs may occur

• Glitches and spikes



falling edge trigger

X 從 1 變成 0 時，A, B 不會改變，因為 A, B 只會在 falling edge 時改變



active edge 前面  
那一剎那的值才  
是我們關心的

Z: X, A, B 的 SOP

X =	1	0	1	0	1
A =	0	0	0	1	1
B =	0	1	1	1	1
Z =	1	1	0	0	1

X 從 0 變成 1 時，因為還沒到 falling edge，所以 A, B 值不變，但是 Z 馬上就會改變

# Outline

- ❑ A Sequential Parity Checker
- ❑ Analysis by Signal Tracing and Timing Charts
- ❑ **State Tables and Graphs**
- ❑ General Models for Sequential Circuits

# How to Construct the State Table?

## □ Procedure to construct the state table for a given circuit

1. Determine the flip-flop input equations and the output equations from the circuit
2. Derive the next-state equation for each flip-flop from its input equations
3. Plot a next-state map for each flip-flop
4. Combine these maps to form the state table

## □ Recap: next-state equations

Type	$Q^+$
D Flip-Flop	$D$
S-R Flip-Flop	$S + R'Q$
J-K Flip-Flop	$JQ' + K'Q$
T Flip-Flop	$TQ' + T'Q$
D-CE Flip-Flop	$D(CE) + Q(CE)'$

(next state equation)

# Example: Moore Machine (1/3)

## □ Procedure to construct the state table for a given circuit

1. Determine the flip-flop input equations and the output equations from the circuit


- $D_A = X \oplus B'$ ,  $D_B = A + X$ ,  $Z = A \oplus B$

2. Derive the next-state equation for each flip-flop from its input equations

↪ •  $A^+ = X \oplus B'$ ,  $B^+ = A + X$

因為是 D flip-flop，所以根據 next state equation (上一頁)， $Q^{+} = D$

>>  $A^{+} = D_A$ ,  $B^{+} = D_B$



# Example: Moore Machine (2/3)


## □ Procedure to construct the state table for a given circuit

- $A^+ = X \oplus B'$ ,  $B^+ = A + X$

3. Plot a next-state map for each flip-flop

4. Combine these maps to form the state table

AB	A <sup>+</sup> B <sup>+</sup>		Z
	X = 0	X = 1	
00	10	01	0
01	00	11	1
11	01	11	0
10	11	01	1



# Example: Moore Machine (3/3)


## □ Procedure to construct the state table for a given circuit

4. Combine these maps to form the state table

AB	A+B+		Z
	X = 0	X = 1	
00	10	01	0
01	00	11	1
11	01	11	0
10	11	01	1

取名 (沒有特別限制)

Present State	Next State		Z
	X = 0	X = 1	
S <sub>0</sub>	S <sub>3</sub>	S <sub>1</sub>	0
S <sub>1</sub>	S <sub>0</sub>	S <sub>2</sub>	1
S <sub>2</sub>	S <sub>1</sub>	S <sub>2</sub>	0
S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	1



# Example: Mealy Machine (1/3)

## □ Procedure to construct the state table for a given circuit

1. Determine the flip-flop input equations and the output equations from the circuit

- $J_A = XB, K_A = X, J_B = X, K_B = XA, Z = XB' + XA + X'A'B$

2. Derive the next-state equation for each flip-flop from its input equations

- $A^+ = J_A A' + K_A' A = XA'B + X'A$



- $B^+ = J_B B' + K_B' B = XB' + (XA)'B = XB' + X'B + A'B$

透過 p.11 next state equation  
(JK flip-flop)

$$Q^+ = JQ' + K'Q$$

$$\gg A^+ = JA' + K'A$$

$$\gg B^+ = JB' + K'B$$




# Example: Mealy Machine (2/3)

## □ Procedure to construct the state table for a given circuit

- $A^+ = XA'B + X'A$
- $B^+ = XB' + X'B + A'B$
- $Z = XB' + XA + X'A'B$

3. Plot a next-state map for each flip-flop
4. Combine these maps to form the state table

AB	$A^+B^+$		Z	
	X = 0	X = 1	X = 0	X = 1
00	00	01	0	1
01	01	11	1	0
11	11	00	0	1
10	10	01	0	1



因為順序相同 (00 > 01 > 11 > 10)  
所以可以直接照抄 K-map 到 state table  
(如果沒有照這個順序 (因為 state table 沒有特別規範順序, 不像 K-map) 就不行!)



# Example: Mealy Machine (3/3)


小4次課本.

## □ Procedure to construct the state table for a given circuit

4. Combine these maps to form the state table


AB	A <sup>+</sup> B <sup>+</sup>		Z	
	X = 0	X = 1	X = 0	X = 1
00	00	01	0	1
01	01	11	1	0
11	11	00	0	1
10	10	01	0	1

AB	A <sup>+</sup> B <sup>+</sup>		Z	
	X = 0	X = 1	X = 0	X = 1
S <sub>0</sub>	S <sub>0</sub>	S <sub>1</sub>	0	1
S <sub>1</sub>	S <sub>1</sub>	S <sub>2</sub>	1	0
S <sub>2</sub>	S <sub>2</sub>	S <sub>0</sub>	0	1
S <sub>3</sub>	S <sub>3</sub>	S <sub>1</sub>	0	1



# Example: Multiple Inputs and Outputs

AB	A+B <sup>+</sup>				Z <sub>1</sub> Z <sub>2</sub>			
	X <sub>1</sub> X <sub>2</sub> = 00	01	10	11	X <sub>1</sub> X <sub>2</sub> = 00	01	10	11
S <sub>0</sub>	S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	00	10	11	01
S <sub>1</sub>	S <sub>0</sub>	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	10	10	11	11
S <sub>2</sub>	S <sub>3</sub>	S <sub>0</sub>	S <sub>1</sub>	S <sub>1</sub>	00	10	11	01
S <sub>3</sub>	S <sub>2</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	00	00	01	01




# Outline

- ❑ A Sequential Parity Checker
- ❑ Analysis by Signal Tracing and Timing Charts
- ❑ State Tables and Graphs
- ❑ **General Models for Sequential Circuits**


# General Model for Moore Machines

- An output is a function of only states



# General Model for Mealy Machines

- ❑ An output is a function of states and inputs



# Q&A