

## Homework 4 + Lab 2

● Graded

Student

周洛君

Total Points

82 / 90 pts

Question 1

Question 1

24 / 24 pts

✓ + 24 pts Correct  $D_C = CA + BA', T_C = C'A' + B'A', S_B = C', R_B = CA, J_A = C, K_A = C'B + CB'$

+ 22 pts One minor mistake

+ 20 pts One major mistake OR two minor mistakes

+ 18 pts One major mistake and one minor mistake OR three minor mistakes

+ 16 pts More mistakes with a correct direction

+ 8 pts Some reasonable efforts

+ 2 pts Truth table only

+ 0 pts Wrong or empty

Question 2

Question 2

12 / 12 pts

✓ + 12 pts Correct

+ 10 pts One minor mistake

+ 8 pts One major mistake OR two minor mistakes

+ 6 pts One major mistake and one minor mistake OR three minor mistakes

+ 4 pts More mistakes with some reasonable efforts

+ 0 pts Wrong or empty

### Question 3

#### Question 3

4 / 12 pts

+ 12 pts Correct

+ 10 pts One minor mistake

+ 8 pts One major mistake OR two minor mistakes

+ 6 pts One major mistake and one minor mistake OR three minor mistakes

✓ + 4 pts More mistakes with some reasonable efforts

+ 0 pts Wrong or empty

### Question 4

#### Question 4

30 / 30 pts

4.1

✓ + 12 pts 4.1. Seem to work

+ 6 pts 4.1. Some reasonable efforts

+ 0 pts 4.1. Empty

4.2

✓ + 12 pts 4.2. Correct

+ 8 pts 4.2. Mistake

+ 4 pts 4.2. Some reasonable efforts

+ 0 pts 4.2. Empty

4.3

✓ + 6 pts 4.3. Correct (relaxing the scoring criteria: 20 can get this point)

+ 4 pts 4.3. A minor mistake (15, 18, 21, 29, 31, or 39... gets this point)

+ 2 pts 4.3. Some reasonable efforts

+ 0 pts 4.3 Empty

+ 0 pts Empty or seem not to work

Question 5

Question 5

12 / 12 pts

5.1

✓ + 6 pts 5.1. Correct

+ 4 pts 5.1. Mistake

+ 2 pts 5.1. Some reasonable efforts

+ 0 pts 5.1. Empty

---

5.2

✓ + 6 pts 5.2. Correct

+ 4 pts 5.2. Mistake

+ 2 pts 5.2. Some reasonable efforts

+ 0 pts 5.2. Empty

---

+ 0 pts Wrong or empty

Question assigned to the following page: [1](#)

Digital System Design and Lab: HW4

Lo Chun, Chou  
R13922136

May 18, 2025

1

(1)

Present State			Next State		
$C$	$B$	$A$	$C^+$	$B^+$	$A^+$
0	0	1	0	1	1
0	1	1	0	1	0
0	1	0	1	1	0
1	1	0	1	1	1
1	1	1	1	0	1
1	0	1	1	0	0
1	0	0	0	0	1




Figure 1: K-maps

Question assigned to the following page: [1](#)

(2)

The K-maps for D flip-flop are the same as the K-maps for  $C^+$ ,  $B^+$ , and  $A^+$  in (1), since we assign the values of  $D_C$ ,  $D_B$ , and  $D_A$  to be  $C^+$ ,  $B^+$ , and  $A^+$  respectively.

Thus, the following  $D_C$  is the same as  $C^+$ :

		$C$	
		0	1
$BA$	00	X	0
	01	0	1
	11	0	1
	10	1	1

Figure 2: D flip-flop ( $D_C$ )

The minimum SOP expression for  $D_C$  is:

$$D_C = AC + A'B$$

Question assigned to the following page: [1](#)



(3)

Since  $C$  is toggled for  $CBA = \{010, 100\}$ , we can derive the following K-map for  $T_C$ :

		$C$	
		0	1
$BA$	00	X	1
	01	0	0
	11	0	0
	10	1	0

Figure 3: T flip-flop ( $T_C$ )

The minimum SOP expression for  $T_C$  is:

$$T_C = A'B' + A'C'$$

Question assigned to the following page: [1](#)

(4)

From the truth table is subproblem (1), we have:

$$\{B, B^+\} = \begin{cases} \{0, 0\} & \text{for } CBA = \{101, 100\} \rightarrow \{S, R\} = \{0, X\} \\ \{0, 1\} & \text{for } CBA = \{001\} \rightarrow \{S, R\} = \{1, 0\} \\ \{1, 0\} & \text{for } CBA = \{111\} \rightarrow \{S, R\} = \{0, 1\} \\ \{1, 1\} & \text{for } CBA = \{011, 010, 110\} \rightarrow \{S, R\} = \{X, 0\} \end{cases}$$

		<i>C</i>	
		0	1
<i>BA</i>	00	X	0
	01	1	0
	11	X	0
	10	X	X

(a)  $S_B$

		<i>C</i>	
		0	1
<i>BA</i>	00	X	X
	01	0	X
	11	0	1
	10	0	0

(b)  $R_B$

The minimum SOP expression for  $S_B, R_B$  are:

$$\begin{aligned} S_B &= C' \\ R_B &= AC \end{aligned}$$

Question assigned to the following page: [1](#)

(5)

From the truth table is subproblem (1), we have:

$$\{A, A^+\} = \begin{cases} \{0, 0\} & \text{for } CBA = \{010\} \rightarrow \{J, K\} = \{0, X\} \\ \{0, 1\} & \text{for } CBA = \{110, 100\} \rightarrow \{J, K\} = \{1, X\} \\ \{1, 0\} & \text{for } CBA = \{011, 101\} \rightarrow \{J, K\} = \{X, 1\} \\ \{1, 1\} & \text{for } CBA = \{001, 111\} \rightarrow \{J, K\} = \{X, 0\} \end{cases}$$

		<i>C</i>	
		0	1
<i>BA</i>	00	X	1
	01	X	X
	11	X	X
	10	0	1

(a)  $J_A$

		<i>C</i>	
		0	1
<i>BA</i>	00	X	X
	01	0	1
	11	1	0
	10	X	X

(b)  $K_A$

The minimum SOP expression for  $J_A, K_A$  are:

$$\begin{aligned} J_A &= C \\ K_A &= BC' + B'C \end{aligned}$$

Question assigned to the following page: [2](#)

## 2

### (1)

Following the steps to construct the state table at lecture slides 13, p. 15, we first determine the flip-flop and output equations:

$$\begin{aligned}
 J_1 &= X, \\
 K_1 &= X \bar{\wedge} Q'_2 = (XQ'_2)' = X' + Q_2, \\
 J_2 &= X, \\
 K_2 &= Q_1 \bar{\wedge} X = (Q_1X)' = Q'_1 + X', \\
 Z &= Q'_2 \oplus X = Q'_2X' + Q_2X
 \end{aligned}$$


Then, using the next state equation for JK flip-flop, which is:

$$Q^+ = JQ' + K'Q$$

we have:

$$\begin{aligned}
 Q_1^+ &= J_1Q'_1 + K'_1Q_1 = XQ'_1 + (X' + Q_2)'Q_1 = XQ'_1 + XQ_1Q'_2 \\
 Q_2^+ &= J_2Q'_2 + K'_2Q_2 = XQ'_2 + (Q'_1 + X')'Q_2 = \underline{XQ'_2 + XQ_1Q_2} \\
 Z &= \underline{Q'_2X' + Q_2X}
 \end{aligned}$$

We then plot the next state map for each flip-flop:



Question assigned to the following page: [2](#)



We can then use the K-maps to form the state table:

$Q_1Q_2$	$Q_1^+Q_2^+$		$Z$	
	$X = 0$	$X = 1$	$X = 0$	$X = 1$
00	00	11	1	0
01	00	10	0	1
11	00	01	0	1
10	00	11	1	0

(2)


We first replace part of the resulting state table in subproblem (1) with the following symbols:

$$S_0 = 00, \quad S_1 = 01, \quad S_2 = 11, \quad S_3 = 10$$

Then we'll have:

$Q_1Q_2$	$Q_1^+Q_2^+$		$Z$	
	$X = 0$	$X = 1$	$X = 0$	$X = 1$
$S_0$	$S_0$	$S_2$	1	0
$S_1$	$S_0$	$S_3$	0	1
$S_2$	$S_0$	$S_1$	0	1
$S_3$	$S_0$	$S_2$	1	0

Using this table, we can construct the state diagram:



Question assigned to the following page: [3](#)

### 3

#### (1)

From the following image, we can check that for all possible situations 0000 to 1111, what the next state should be after the input  $X = \{0, 1\}$  is applied.

Decimal digit	BCD				Next input	
	8	4	2	1	$X=1$	$X=0$
0	0	0	0	0	000	000
1	0	0	0	1	000	000
2	0	0	1	0	001	001
3	0	0	1	1	001	001
4	0	1	0	0	010	010
5	0	1	0	1	010	010
6	0	1	1	0	011	011
7	0	1	1	1	011	011
8	1	0	0	0	100	100
9	1	0	0	1	100	100
Invalid	10	1010	1101	0101	1101	0101
	11	1011	1101	0101	1101	0101
	12	1100	1110	0110	1110	0110
	13	1101	1110	0110	1110	0110
	14	1110	1111	0111	1111	0111
	15	1111	1111	0111	1111	0111

(valid)  
Green : output  $Z=0$   
Red : output  $Z=1$  (invalid)

Let  $S_0$  be the initial state, which assumes all previous inputs were 0 as given in the problem. We then add two states  $S_1$  and  $S_2$  to represent the cases when the current input along with the previous 3 inputs is valid and invalid respectively.

This also means that the green states in the above image would go to  $S_1$  and the red states would go to  $S_2$ .

Thus, we can form the state table as follows:

Current State	Input		Z	
	$X = 0$	$X = 1$	$X = 0$	$X = 1$
$S_0$	$S_0$	$S_1$	0	0
$S_1$	$S_1$	$S_1, S_2$	0	0
$S_2$	$S_1, S_2$	$S_1, S_2$	1	1

Question assigned to the following page: [3](#)

(2)

We shall use the following four states, with each of them containing the previous 4 inputs as follows:

$$\begin{aligned} S_0 &= \{0000, 0001, 0010, 0011\} \\ S_1 &= \{0100, 0101, 0110, 0111\} \\ S_2 &= \{1000, 1001\} \\ S_3 &= \{1010, 1011, 1100, 1101, 1110, 1111\} \end{aligned}$$

For  $S_0$ , this state contains all the cases when no matter we receive any input ( $X = 0$  or  $1$ ), it would still be valid.

For  $S_1$ , this state contains the cases when it receives 0 as input, it would go to  $S_0$ , and would be invalid (go to  $S_3$ ) if it receives 1.

For  $S_2$ , this state contains the cases when it receives 0 as input, it would go to  $S_1$ , and would be invalid (go to  $S_3$ ) if it receives 1. (The distinction between  $S_1, S_2$  is that it is possible for  $S_1$  to enter the next state  $S_0$ , which would be valid no matter what next input is.)

For  $S_3$ , this state contains all the invalid cases.

We can then form the state table as follows:

Current State	Input		Z	
	$X = 0$	$X = 1$	$X = 0$	$X = 1$
$S_0$	$S_0$	$S_0$	0	0
$S_1$	$S_0$	$S_3$	0	1
$S_2$	$S_1$	$S_3$	0	1
$S_3$	$S_1$	$S_3$	0	1

Question assigned to the following page: [4](#)

4

(1)

The following screenshot is the module mult\_fast

```


1 // pipelined fast multiplier
2 module mult_fast(
3     output reg[7:0] P, // product
4     input[3:0] A, B, // multiplicand and multiplier
5     input clk // clock (posedge)
6 );
7 // stage 0 (input)
8 reg[3:0] a_s0, b_s0;
9 always @(posedge clk) begin
10     a_s0 <= A;
11     b_s0 <= B;
12 end
13 // stage 1: sum each two rows of partial products
14 wire[3:0] pp0 = a_s0 & {4(b_s0[0])}; // ignore the delays of AND gates
15 wire[4:1] pp1 = a_s0 & {4(b_s0[1])}; // ignore the delays of AND gates
16 wire[5:2] pp2 = a_s0 & {4(b_s0[2])}; // ignore the delays of AND gates
17 wire[6:3] pp3 = a_s0 & {4(b_s0[3])}; // ignore the delays of AND gates
18 reg[5:1] sum1;
19 always @(pp0, pp1)
20     sum1[5:1] <= #7 pp0[3:1] + pp1[4:1]; // delay of the 4-bit adder
21 reg[7:3] sum3;
22 always @(pp2, pp3)
23     sum3[7:3] <= #7 pp2[5:3] + pp3[6:3]; // delay of the 4-bit adder
24 reg[5:0] sum1_s1;
25 reg[7:2] sum3_s1;
26 always @(posedge clk) begin
27     sum1_s1 <= {sum1, pp0[0]};
28     sum3_s1 <= {sum3, pp2[2]};
29 end
30 // stage 2 (output)
31 reg[7:2] sum2;
32 always @(sum1_s1, sum3_s1)
33     sum2[7:2] <= #8 sum1_s1[5:2] + sum3_s1[7:2]; // delay of the 6-bit adder
34 always @(posedge clk) begin
35     P <= {sum2, sum1_s1[1:0]};
36 end
37 endmodule

```


And also not required, the following figure shows how the indices are decided:

Question assigned to the following page: [4](#)





(2)



(3)

We can find the latency by the above waveform, for example, if we look at the input at the input at 1750, we have inputs  $A = 1010$  and  $B = 1110$ , which corresponds to 10 and 14 respectively.

Questions assigned to the following page: [4](#) and [5](#)

Thus, the output  $P$  at 1750 is  $10 \times 14 = 140$ , which can be represented as 10001100 in binary, and this correct product appears at 1770.

Therefore, the latency is  $1770 - 1750 = 20$  ticks.

### 5

#### (1)

The minimum clock cycle is 8 ticks

#### (2)

The waveform is as follows:

