Digital Systems Design and Laboratory [11. Latches and Flip-Flops]

Chung-Wei Lin


cwlin@csie.ntu.edu.tw

CSIE Department

National Taiwan University

Recap: Two Types of Switching Circuits


- ☐ Combinational circuits (memoryless)
 - > Outputs depend only on **present** inputs
- Sequential circuits
 - > Outputs depend on both **present and past** inputs
 - > In general, sequential circuits = combinational circuits + memory




How to Remember the Past?

☐ Feedback

- The output of one of the gates is connected back into the input of another gate in the circuit so as to form a closed loop
- > Example: inverter with feedback
 - Q: How fast does the circuit oscillate?
 - A: <u>Determined by the propagation delay</u> of the inverter








- Example: a feedback loop with two inverters
 - Two stable states

存哪個 bit 看是看哪個點

Latch: <u>basic memory unit</u> (store 1 bit)







- ☐ Set-Reset Latch
- ☐ Gated D Latch
- Edge-Triggered D Flip-Flop
- ☐ S-R Flip-Flop
- ☐ J-K Flip-Flop
- ☐ T Flip-Flop
- ☐ Flip-Flops with Additional Inputs

- SR latch 在說 S 是 force set to 1 代表的是 force Q = 1
- 因為 latch 和 flip flop 的差異在於 latch 沒有 clock ,所以 latch 的值可以不斷地<u>隨著 input 改變而改變</u>(不像 flip flop 需要根據是 positive / negative edge trigger ,等 positive / negative edge 發生時才改變值)所以我們不會像 flip flop 裡一樣看


• 即使 Q 和 Q' 都是 current state ,在 SR latch 裡,Q'(Q)會接回去到 output 是接到 Q (Q') 的 gate,這樣的接髮才能確保 S = R = 0 時 latch maintain current state(這就是 latch 的記憶功能)

到有 Q 和 Q+ (next state),因為像 SR latch,他只會 hold current state(Q, Q'),除非 input force a change

• 即使 we're given Q 的值(還有 S, R),我們仍然不能直接從 Q 的值取 complement 來得到 Q',因為 Q 和 Q' 的值是同時被計算的(根據 S, R, feedback),Q 和 Q' 的值會互相影響,所以不能直接 derive Q' from Q (Q' 只是 ideally NOT Q)

set:要把 output 的值設成 1 reset:要把 output 的值設成 0


Set-Reset (S-R) Latch (1/2)




Set-Reset (S-R) Latch (2/2)

☐ Cross-coupled form


如果 R = S = 1,因為經過 NOR gate ,所以 Q = Q' = 0



- \square S = R = 1 not allowed!
 - ➤ Note that the outputs are Q and Q'
 - > An <u>oscillation</u> scenario
 - Both S and R: $1 \rightarrow 0$
 - Both P and Q: $0 \rightarrow 1 \rightarrow 0 \rightarrow 1$
 - If the gate delays are equal



Next-State (Characteristic) Equation




Application: Switch Debouncing

- ☐ When a mechanical switch is opened or closed, switch contacts tend to vibrate before settling down
- Debounce with S-R latch 開關在開和關時會有可以避免這個情形

一得到的了。一一人人人的政队


- ➤ When the switch is flipped from a to b...
- ➤ Work only with a "double throw" switch
 - Double throw: switch between two contacts




Alternative Form with NAND-Gates Hate (inspect) (inspec

7 0=0

□ S-R latch: active-low inputs for S & R







- ☐ Set-Reset Latch
- ☐ Gated D Latch
- Edge-Triggered D Flip-Flop
- S-R Flip-Flop
- ☐ J-K Flip-Flop
- ☐ T Flip-Flop
- ☐ Flip-Flops with Additional Inputs

S-RlathAm-些gote, input 多切的.


Gated D Latch





- ☐ Set-Reset Latch
- ☐ Gated D Latch
- **☐** Edge-Triggered D Flip-Flop
- ☐ S-R Flip-Flop
- ☐ J-K Flip-Flop
- ☐ T Flip-Flop
- ☐ Flip-Flops with Additional Inputs


- Output changes are aligned with clock edges
 - ➤ Positive (rising-edge) trigger 071
 - > Negative (falling-edge) trigger 1つの (小牧 1美・1号、0分10多次ワノ



Rising-Edge Trigger Falling-Edge Trigger

Next-st	ate (charact	eristic) eq	uation:	$Q^+ = D$	D以3	(20872)	j ge	
Next-state (characteristic) equation: Q+ = D								
D			I I	i		 	D Q 0 0	Q ⁺
CLK	pel	p=0	D=	DEI	pro	D o	1 0 1	1 1
角がいいにフッター 大海ななのののこり 大海ななった Mon Q		1		 		 	(c) Tru	ith table
八流なびアックシー	و به لهما	npagolion duluy						

Edge-Triggered D Flip-Flops (2/2)




Setup Times and Hold Times

(\$\frac{1}{2}\times \times \ti


> The amount of time that D must be stable before the active edge

Hold time

The amount of time that D must hold the same value after the active



来强强众的国建正统



- ☐ Set-Reset Latch
- ☐ Gated D Latch
- Edge-Triggered D Flip-Flop
- ☐ S-R Flip-Flop
- ☐ J-K Flip-Flop
- ☐ T Flip-Flop
- ☐ Flip-Flops with Additional Inputs


fipthop: state L在 who edge 改变 (later to tripting 差別)
(Atch: State 在 [=] 且 input 改多吗—
改多

->1月hip-flop is output G在active edge 改義


S-R Flip-Flop

- ☐ Output changes at rising edges
- ☐ Construct from 2 latches (1) 5-R lotch


Not desired --- should only allow the S and R inputs to change while the clock is high



S	R	Operation	
0	0	No state change	
0	1	Reset Q to 0 (after active CLK edge)	
1	0	Set Q to 1 (after active CLK edge)	
1	1	Not allowed	




vising edge youtput it &




- 門の 5=1, R=0 ナヤ=1 以明 "UK=0 六 a不管改复。

在active eyező) 了Q被额之,打张的patép.




rising chye 後年時 ファーR = O ip 的生态原生 コルニ

S=1, R=0 Q砂値可能管P部。 >在propayation May 復 a=1 active edge - 孩を → Q款可能管P部。




Untto 33. 151WUNIM XM AND Yate untput=0 i- 5=R=0 a C的值被领益



:线限到5,R是有社dock=high的假改复

前面丽久①② 没附近"s,R在 Ulc>high 好款你放复了,在Coo的不做改变。




放于16处的原国: 在如时改变了:(一)。

此明红中的一个一个人

(但在y面内的值已的在5=1, R>043 题对 P=1

り ①末美到 5-1, R-0 的 改多. 「 active chye 未到. (5-1, R-20月3 G 巻左 active chyc 後設以 1) (色 5又多別 0 、5-R-20 コ Q不多


ヨ 5つ1,12つ、ナロン1 没有被気を在の上,




- ☐ Set-Reset Latch
- ☐ Gated D Latch
- Edge-Triggered D Flip-Flop
- S-R Flip-Flop
- ☐ J-K Flip-Flop
- ☐ T Flip-Flop
- ☐ Flip-Flops with Additional Inputs


J-K Flip-Flop

☐ Extension of S-R flip-flop







elgetrigger 13, J=1, K=0 1112 jump to 1 , a從0复1




第二久rising edge 時, J=0, K=1 人们kclear to 0 二位從1度0




第三次nsing edge 時,J=k=1) 们是toggle 小 Q存本=0,反转复对 1





AND betwortput BADO 15=R=0 > a+ x 1/2.

Can v: []=0, K=





JB AND GUTE 就是 20 , 16 OS AND CHELLE COSTERED

- 4020 ナKBAND (Inte - 0 八 S=R=0 タ不知, 「役設了Q=08計形、で流行Q マ Q+=0 140=1

1 KM AND hete=1 1. R=1 1 revet to 0 > Qt=0

八点滴 (120 or 0=1, 当J=0, 12) 野心绿郡是。





(68 AND Gera) 通り、188AND Gera 在 1861年 次章

- TH Q'=1

- J DSSAND Gera ocput=1 コ 5=1 ハ jet +01 コ a+=1


- T Q'=0

- J BY AND GOTE ocqut=0 コ 5=0, R=0 コ ネ 却

- 国面原本 68 Q=1 ハ Q ナ 公司 Q の6 ロ カ C+=1


二点情间一一、01=0,当J=1,100g,0+66值引起1

9 J=K=1



7 (0-1) 7 (00 and 0 at e atput -1) 7 (1-1) (resot/320) <math>7 (0+1)7 (0-1)

7 " (2007 6=1 1. 180 AND GER OFFUT=1 -) 5=1 (Set 221) -) G=1



- ☐ Set-Reset Latch
- ☐ Gated D Latch
- Edge-Triggered D Flip-Flop
- ☐ S-R Flip-Flop
- ☐ J-K Flip-Flop
- ☐ T Flip-Flop
- ☐ Flip-Flops with Additional Inputs




□ T: toggle 7=0 不美, 7=1 好系

1 人有 1 末路制 mput


T	Q	Q ⁺	
0	0	0	$\Big]$
0	1	1	ſ
1	0	1	$\left \right $
1	1 LOR	0	ſ
O+	$TOI \cdot T$	10 10 (^

$$Q^{+} = \underline{TQ' + T'Q} = 100 \text{ G}$$

☐ Implementations




7打中形中:在春春的了-1c 标户的中的了,K



Toggle

八人分子。 作法2 (用Dfip-flop)



Dinput: QBT

7=101

21

7=1

: Q: 170

10

Falling-Edge Trigger

: aca 131

0.495

16:071


- ☐ Set-Reset Latch
- ☐ Gated D Latch
- Edge-Triggered D Flip-Flop
- S-R Flip-Flop
- ☐ J-K Flip-Flop
- ☐ T Flip-Flop
- ☐ Flip-Flops with Additional Inputs

Flip-Flops with Additional Inputs

(102 Pren, UVN 1170 1171) ■ Set a flip-flop to an initial state independent of the clock

Example: asynchronous Clear and Preset

不だけ clem, presetionる為。




Let a flip-flop hold existing data even though the data input

may be changing

软等 mput dita 改变,也不去改值。

➤ Gated clock: gate the clock by Clock Enable (CE)



clogic enable \$ 0 93 (C5=0)

八月百十時丁郎孝明美值 (大きれてのうりに文 1 月3 (LE=1) (美科ロ)

1 力能力がかけいかける

1 力がかからはいまする (talking edge))

1 カルチャイン (talking edge)) d. 4 (\$ 13/2001)

力不肯假任何值的改复(Q值保限)

Summary

75=R=1	5: set to 1 R: rept to 0	Туре	Q ⁺		
	R: YEHR 10 0	S-R Latch	S + R'Q		
的任何	女 (1-10) (2 73)	Gated D Latch	G'Q + GD		
EINNY DI	此地北北美	D Flip-Flop	D		
MY SRINGA,	但只在rising /falling	S-R Flip-Flop	S + R'Q		
edge by 30	B	J-K Flip-Flop	JQ' + K'Q		
J=1(=10:1	码=1改0/1	T Flip-Flop	TQ' + T'Q		
11(7):	288	D-CE Flip-Flop	D(CE) + Q(CE)'		
1-0 13 1-1(二) (元章) / flip-flop 2存在 (力) 的存在的改章、1-1 17 1-1(二) (文章)					
久有在 CE 对 图 3 2 和 10 打印打印建作 1915]					
CE=0 13 + 1203 /2 a					

Q&A