

Digital Systems Design and Laboratory

[9. Multiplexers, Decoders, and Programmable Logic Devices]

Chung-Wei Lin

cwlin@csie.ntu.edu.tw

CSIE Department

National Taiwan University

Outline

☐ **Multiplexers**


- ☐ Three-State Buffers
- ☐ Decoders and Encoders
- ☐ Read-Only Memories
- ☐ Programmable Logic Devices
- ☐ Complex Programmable Logic Devices
- ☐ Field-Programmable Gate Arrays

Multiplexers (1/3)


❑ A multiplexer (data selector, MUX)

- Use the control inputs (A and/or B) to select one of the data inputs (I_x)
 - One combination of control inputs corresponds to one data input
- Connect it to the output


❑ Symbol, truth table, and switch



根据A的值
决定 I_0 or I_1 为 output Z




A	B	Z
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3



Multiplexers (2/3)

Logic equation of 4-to-1 MUX

➤ $Z = A'B'I_0 + A'BI_1 + AB'I_2 + ABI_3 = m_0I_0 + m_1I_1 + m_2I_2 + m_3I_3$




A	B	Z
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

Multiplexers (3/3)


□ The general equation for n control inputs

➤ $Z = m_0 I_0 + m_1 I_1 + \dots + m_i I_i + \dots + m_{2^n-1} I_{2^n-1} = \sum_{k=0 \dots 2^n-1} m_k I_k$



Application: Quad Multiplexer


❑ Select one of two 4-bit data words



Application: Combinational Logic

❑ Realize a 3-variable function by a 4-to-1 MUX

➤ $F(A,B,C) = A'B' + AC = 1 \bullet A'B' + 0 \bullet A'B + \underline{C \bullet AB' + C \bullet AB}$
 $= C \cdot (AB' + AB) = AC$



A	B	F
0	0	1
0	1	0
1	0	C
1	1	C

Outline

☐ Multiplexers

☒ **Three-State Buffers**

☐ Decoders and Encoders

☐ Read-Only Memories

☐ Programmable Logic Devices


☐ Complex Programmable Logic Devices

☐ Field-Programmable Gate Arrays


Buffers

❑ Buffers: increase the driving capability of a gate output

❑ Symbol




兩個NOT, logically 沒有意義但
有時候可以用來增加 driving capability
→ 增幅器 (增加電壓)




Three-State Buffers

- Three-state buffers: permits gate outputs to be connected together

- Symbol




- 4 variants (Z = high-impedance)




Applications (1/2)

□ Data selection



□ Circuit with 2 three-state buffers (X = unknown)



F	X	0	1	Z
X	X	X	X	X
0	X	0	X	0
1	X	X	1	1
Z	X	0	1	Z


交给别人决定
已强制 0 \Rightarrow 0

已强制 1 \Rightarrow 1

Applications (2/2)

4-bit adder with four sources

- {EnA, EnB, EnC, EnD} must be exclusive




加 A/B/C/D → 不确定
⇒ 最後通过 Enable (E) 的值决定

Bi-directional I/O pin

circuit 的 pin 既可 input 也可 output → 通过 control input 控制.

- The same pin can be used as an input pin and as an output pin, but not both at the same time



Outline


- ☐ Multiplexers
- ☐ Three-State Buffers
- ☒ **Decoders and Encoders**
- ☐ Read-Only Memories
- ☐ Programmable Logic Devices
- ☐ Complex Programmable Logic Devices
- ☐ Field-Programmable Gate Arrays

Decoders

❑ **Decoder:** generates all of the minterms of input variables

➤ Exactly one output line corresponds to one input combination

3 inputs
→ 2³ minterms



❑ **n-to-2ⁿ decoder**

➤ Non-inverted outputs

- $y_i = m_i, i = 0 \text{ to } 2^n - 1$

➤ Inverted outputs

- $y_i = m_i' = M_i, i = 0 \text{ to } 2^n - 1$


m₀ ∴ Y₀ = 1, 其餘 = 0 (non-inverted outputs)

	A	B	C	Y ₀	Y ₁	Y ₂	Y ₃	Y ₄	Y ₅	Y ₆	Y ₇
m ₀	0	0	0	1	0	0	0	0	0	0	0
m ₁	0	0	1	0	1	0	0	0	0	0	0
m ₂	0	1	0	0	0	1	0	0	0	0	0
m ₃	0	1	1	0	0	0	1	0	0	0	0
m ₄	1	0	0	0	0	0	0	1	0	0	0
m ₅	1	0	1	0	0	0	0	0	1	0	0
m ₆	1	1	0	0	0	0	0	0	0	1	0
m ₇	1	1	1	0	0	0	0	0	0	0	1


*如果是 inverted output
→ 否則那項是0, 其餘是1 ⇒ 把這部份做NOT*

Application: 4-to-10 Line Decoder

Block diagram



Logic diagram




Handwritten notes:
 0 is inverted output
 小是有 $m_0=1$, 其他全=0
 inverted output

A B C D	0	1	2	3	4	5	6	7	8	9
0 0 0 0	0	1	1	1	1	1	1	1	1	1
0 0 0 1	1	0	1	1	1	1	1	1	1	1
0 0 1 0	1	1	0	1	1	1	1	1	1	1
0 0 1 1	1	1	1	0	1	1	1	1	1	1
0 1 0 0	1	1	1	1	0	1	1	1	1	1
0 1 0 1	1	1	1	1	1	0	1	1	1	1
0 1 1 0	1	1	1	1	1	1	0	1	1	1
0 1 1 1	1	1	1	1	1	1	1	0	1	1
1 0 0 0	1	1	1	1	1	1	1	1	0	1
1 0 0 1	1	1	1	1	1	1	1	1	1	0
1 0 1 0	1	1	1	1	1	1	1	1	1	1
1 0 1 1	1	1	1	1	1	1	1	1	1	1
1 1 0 0	1	1	1	1	1	1	1	1	1	1
1 1 0 1	1	1	1	1	1	1	1	1	1	1
1 1 1 0	1	1	1	1	1	1	1	1	1	1
1 1 1 1	1	1	1	1	1	1	1	1	1	1

Application: n-Variable Function

Exactly one output line corresponds to one minterm

- Realize n-variable functions by ORing selected minterm outputs from a decoder
- Examples: $F_1 = \sum m(1,2,4)$, $F_2 = \sum m(4,7,9)$




Encoders

❑ **Encoder**: performs the inverse function of a decoder

- If $Y_i = 1$, ABC outputs represent a binary number equal to i
- If more than one input can be 1 at a time, use a priority scheme

“所有都是0的情况和m0不同
(m0是Y0=1)
比多一个0来代表。
→ 全input都是0 ⇒ D=0



$Y_0=1$
代表 m_0
代表 output = 0

	Y_0	Y_1	Y_2	Y_3	Y_4	Y_5	Y_6	Y_7	A	B	C	D
	0	0	0	0	0	0	0	0	0	0	0	0
m_0	1	0	0	0	0	0	0	0	0	0	0	1
m_1	X	1	0	0	0	0	0	0	0	0	1	1
m_2	X	X	1	0	0	0	0	0	0	1	0	1
m_3	X	X	X	1	0	0	0	0	0	1	1	1
m_4	X	X	X	X	1	0	0	0	1	0	0	1
m_5	X	X	X	X	X	1	0	0	1	0	1	1
m_6	X	X	X	X	X	X	1	0	1	1	0	1
m_7	X	X	X	X	X	X	X	1	1	1	1	1

先看 Y_7 如果

$Y_7=1$ → output 111
 $Y_7=0$ → 接着看 Y_6 ... 以此类推

(检查 input 是有顺序性的)


Outline

- ☐ Multiplexers
- ☐ Three-State Buffers
- ☐ Decoders and Encoders
- ☒ **Read-Only Memories**
- ☐ Programmable Logic Devices
- ☐ Complex Programmable Logic Devices
- ☐ Field-Programmable Gate Arrays

Read-Only Memories (1/3)

Read-Only Memory (ROM): stores an array of binary data

- Stored data cannot be changed
- e.g., 8-word \times 4-bit ROM: each word is 4-bit, total 8 words
 - Input (ABC): 3-bit lines index 2^3 values (0--7 addresses)
 - Output ($F_0F_1F_2F_3$): each one is called a word



Size = 4×8 bits


当输入是000时
→ 地址是000
output = 1010
→ 查找存在地址
000的东西内容是
1010

A	B	C	F_0	F_1	F_2	F_3
0	0	0	1	0	1	0
0	0	1	1	0	1	0
0	1	0	0	1	1	1
0	1	1	0	1	0	1
1	0	0	1	1	0	0
1	0	1	0	0	0	1
1	1	0	1	1	1	1
1	1	1	0	1	0	1

Read-Only Memories (2/3)


有 n 个输入 \rightarrow 有 2^n 个地址,

Generalized form: 2^n -word \times m -bit ROM (n inputs / m outputs)



每个 word 可以有 m bit
来代表任意数值,

Basic ROM structure: a decoder + memory array




($m_0 \sim m_7$)
 \rightarrow 2³ 個位址
 3 input lines

Read-Only Memories (3/3)

A	B	C	F ₀	F ₁	F ₂	F ₃
0	0	0	1	0	1	0
0	0	1	1	0	1	0
0	1	0	0	1	1	1
0	1	1	0	1	0	1
1	0	0	1	1	0	0
1	0	1	0	0	0	1
1	1	0	1	1	1	1
1	1	1	0	1	0	1

$m_3 = 1$ 時
 \rightarrow 讓 F_1, F_3 接通




Application: Code Converter

Hexadecimal-to-ASCII code converter

A3 → 8, 9 接道

Hex	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀
0	0	1	1	0	0	0	0
1	0	1	1	0	0	0	1
2	0	1	1	0	0	1	0
3	0	1	1	0	0	1	1
4	0	1	1	0	1	0	0
5	0	1	1	0	1	0	1
6	0	1	1	0	1	1	0
7	0	1	1	0	1	1	1
8	0	1	1	1	0	0	0
9	0	1	1	1	0	0	1
A	1	0	0	0	0	0	1
B	1	0	0	0	0	1	0
C	1	0	0	0	0	1	1
D	1	0	0	0	1	0	0
E	1	0	0	0	1	0	1
F	1	0	0	0	1	1	0



Common Types of ROMs

❑ Mask-programmable ROMs

- Use mask to program
 - Include/omit switching elements

❑ Programmable ROMs (PROMs)

- Program once

❑ Erasable programmable read-only memory (EPROM)

❑ Electrically erasable programmable ROMs (EEPROMs)

- (Can reprogram 100 to 1000 times)
- Flash memory → solid-state drive


Outline

- ❑ Multiplexers
- ❑ Three-State Buffers
- ❑ Decoders and Encoders
- ❑ Read-Only Memories
- ❑ **Programmable Logic Devices**
- ❑ Complex Programmable Logic Devices
- ❑ Field-Programmable Gate Arrays

Programmable Logic Arrays (1/4)

□ Programmable Logic Array (PLA): 2-level SOP implementation

- AND plane generates product terms
- OR plane sums the product terms



□ Example

- $F_1 = A'B' + AC'$
- $F_2 = AC' + B$
- $F_3 = A'B' + BC'$
- $F_4 = B + AC$

don't care

	A	B	C	F_1	F_2	F_3	F_4
$A'B'$	0	0	1	1	0	1	0
AC'	1	—	0	1	1	0	0
B	—	1	—	0	1	0	1
BC'	—	1	0	0	0	1	0
AC	1	—	1	0	0	0	1

Programmable Logic Arrays (2/4)


Example

➤ $F_0 = A'B' + AC'$

➤ $F_1 = AC' + B$

➤ $F_2 = A'B' + BC'$

➤ $F_3 = B + AC$



Programmable Logic Arrays (3/4)


Example

➤ $F_0 = A'B' + AC'$

➤ $F_1 = AC' + B$

➤ $F_2 = A'B' + BC'$

➤ $F_3 = B + AC$



Programmable Logic Arrays (4/4)


Example

- $F_1(A,B,C,D) = \sum m(2,3,5,7,8,9,10,11,13,15)$
- $F_2(A,B,C,D) = \sum m(2,3,5,6,7,10,11,14,15)$
- $F_3(A,B,C,D) = \sum m(6,7,8,9,13,14,15)$

Minimize using K-map

- $F_1 = A'BD + ABD + AB'C' + B'C$
- $F_2 = C + A'BD$
- $F_3 = BC + AB'C' + ABD$

	A	B	C	D	F_1	F_2	F_3
$A'BD$	0	1	—	1	1	1	0
ABD	1	1	—	1	1	0	1
$AB'C'$	1	0	0	—	1	0	1
$B'C$	—	0	1	—	1	0	0
C	—	—	1	—	0	1	1
BC	—	1	1	—	0	0	1




Programmable Array Logic (1/2)


❑ Programmable Array Logic (PAL): a special case of PLA

- AND array: programmable
- OR array: fixed

❑ Symbol




↳ 一个 input 进来可同时产生
它自己的值和它的非值



Programmable Array Logic (2/2)

Fixed OR array




Application Full Adder

□ $S = X'Y'C_{in} + X'YC_{in}' + XY'C_{in}' + XYC_{in}$

□ $C_{out} = XY + XC_{in} + YC_{in}$

X	Y	C _{in}	C _{out}	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



→ OR gate: Not programmable

→ AND, OR之間都接好了

∴ 雖然用不到, 但已經接好了不能再改

→ 可氣。


Outline

- ❑ Multiplexers
- ❑ Three-State Buffers
- ❑ Decoders and Encoders
- ❑ Read-Only Memories
- ❑ Programmable Logic Devices
- ❑ **Complex Programmable Logic Devices**
- ❑ Field-Programmable Gate Arrays

Complex Programmable Logic Devices

- ❑ Complex Programmable Logic Device (CPLD): integrates and interconnects many PALs and PLAs on a single chip
 - Tools will program for you
 - Example: Xilinx XCR3064XL

FIGURE 9-34 Architecture of Xilinx XCR3064XL CPLD (Figure based on figures and text owned by Xilinx, Inc., Courtesy of Xilinx, Inc. © Xilinx, Inc. 1999–2003. All rights reserved.)




Outline

- ❑ Multiplexers
- ❑ Three-State Buffers
- ❑ Decoders and Encoders
- ❑ Read-Only Memories
- ❑ Programmable Logic Devices
- ❑ Complex Programmable Logic Devices
- ❑ **Field-Programmable Gate Arrays**


Field Programmable Gate Arrays

- Field Programmable Gate Arrays (FPGA): an array of identical logic cells + programmable interconnections



Implementation of a Lookup Table (LUT)

A	B	C	D	F
0	0	0	0	0
0	0	0	1	1
...				...
1	1	1	1	1



Shannon's Expansion

Shannon's expansion theorem

$$F(x_1, x_2, \dots, x_{i-1}, x_i, x_{i+1}, \dots, x_n) \\ = x_i' \cdot F(x_1, x_2, \dots, x_{i-1}, 0, x_{i+1}, \dots, x_n) + x_i \cdot F(x_1, x_2, \dots, x_{i-1}, 1, x_{i+1}, \dots, x_n)$$

AB \ CD	00	01	11	10
00	1	1	1	1
01			1	1
11	1	1	1	
10	1			

$$F = C'D' + AC' + A'B'C + BCD$$

產生F的方式: ① A=0代入

$$\text{得到 } F = C'D' + 0 \cdot C' + 1 \cdot B'C + BCD \\ = C'D' + B'C + BCD$$



AB \ CD	00	01	11	10
00	1	1	1	1
01			1	1
11	1	1	1	
10	1			

$$F_0 = C'D' + CD + B'C \quad F_1 = C' + BD$$

$$F = \underline{A}' \cdot F_0 + \underline{A} \cdot F_1$$

假設以A做Shannon's expansion

根據 [A=0]
[A=1]
切開



② 是在切片的 KMap 左半部做 logic minimization
(但注意: 不能是跨到另一半的圈圈)

Realization with Function Generators

❑ Realize a 5-variable function with 4-variable FGs

- $F(A,B,C,D,E) = A' \cdot F(0,B,C,D,E) + A \cdot F(1,B,C,D,E) = A' \cdot F_0 + A \cdot F_1$
- Two 4-variable function generators + one 2-to-1 MUX (controlled by A)

❑ How about 6-variable function?



Q&A