Digital Systems Design and Laboratory [9. Multiplexers, Decoders, and Programmable Logic Devices]

Chung-Wei Lin

cwlin@csie.ntu.edu.tw

CSIE Department


National Taiwan University

Outline

- **☐** Multiplexers
- ☐ Three-State Buffers
- ☐ Decoders and Encoders
- ☐ Read-Only Memories
- ☐ Programmable Logic Devices
- ☐ Complex Programmable Logic Devices
- ☐ Field-Programmable Gate Arrays

Multiplexers (1/3)


- ☐ A multiplexer (data selector, MUX)
 - \triangleright Use the control inputs (A and/or B) to select one of the data inputs (I_x)
 - One combination of control inputs corresponds to one data input
 - Connect it to the output
- ☐ Symbol, truth table, and switch



Multiplexers (2/3)

☐ Logic equation of 4-to-1 MUX






Α	В	Z
0	0	I ₀
0	1	l ₁
1	0	l ₂
1	1	l ₃

Multiplexers (3/3)


☐ The general equation for n control inputs

$$\geq Z = m_0 I_0 + m_1 I_1 + ... + m_i I_i + ... + m_{2^{n-1}} I_{2^{n-1}} = \sum_{k=0...2^{n-1}} m_k I_k$$




Application: Quad Multiplexer


☐ Select one of two 4-bit data words



Application: Combinational Logic

☐ Realize a 3-variable function by a 4-to-1 MUX






Outline

- ☐ Multiplexers
- ☐ Three-State Buffers
- ☐ Decoders and Encoders
- ☐ Read-Only Memories
- ☐ Programmable Logic Devices
- ☐ Complex Programmable Logic Devices
- ☐ Field-Programmable Gate Arrays

Buffers

- ☐ Buffers: increase the **driving capability** of a gate output
- Symbol




Three-State Buffers


☐ Three-state buffers: permits gate outputs to be connected

together
Symbol
B / 控制Mer 通/不通


☐ Symbol





☐ 4 variants (Z = high-impedance)




В	С
0	Z
1	Α










 \square Circuit with 2 three-state buffers (X = unknown)



				A WOND YOU
F	X	0	1	Z そ発制の30
X	X	Χ	X	X
0	Χ	0	Χ	0 23差到 1 岁 1
1	Χ	Χ	1	1
Z	Х	0	1	Z


Applications (2/2)

po A/B/C/Dラネ発度 す最後過过 Enable (E) 新通決走


4-Bit

4-bit adder with four sources

> {EnA, EnB, EnC, EnD} must be exclusive



- Bi-directional I/O pin circuit of pin 玩 input 也玩 output , 透过 output input 控制.
 - > The same pin can be used as an input pin and as an output pin, but not both at the same time




Outline

- Multiplexers
- ☐ Three-State Buffers
- **□** <u>Decoders and Encoders</u>
- ☐ Read-Only Memories
- ☐ Programmable Logic Devices
- ☐ Complex Programmable Logic Devices
- ☐ Field-Programmable Gate Arrays

Decoders

□ Decoder: generates all of the minterms of input variables

Exactly one output line corresponds to one input combination




- ☐ n-to-2ⁿ decoder
 - Non-inverted outputs
 - $y_i = m_i$, i = 0 to 2^n-1
 - > Inverted outputs
 - $y_i = m_i' = M_i$, i = 0 to 2^n-1

					/ Mo	1 Yo=	1,复筑	,70	(non-in	vw e 1	outputs
	Α	В	С	$\left(\mathbf{Y}_{0}\right)^{2}$	Y ₁	Y ₂	Y ₃	Y ₄	Y ₅	Y ₆	Y ₇
m_0	0	0	0	1	0	0	0	0	0	0	0
m_1	0	0	1	0	1	0	0	0	0	0	0
m ₂	0	1	0	0	0	1	0	0	0	0	0
m_3	0	1	1	0	0	0	1	0	0	0	0
m ₄	1	0	0	0	0	0	0	1	0	0	0
m_5	1	0	1	0	0	0	0	0	1	0	0
m_6	1	1	0	0	0	0	0	0	0	1	0
m ₇	1	1	1	0	0	0	0	0	0	0	1


可能到了。其是13世建智的假NoT

Application: 4-to-10 Line Decoder





☐ Logic diagram




	"支inverted oup 八大有mo=1, 其行	~£ ,=0	inverted output
	ABCD		0123456789
Mo=	0000		011111111
	0001		101111111
	0010		1101111111
	0011		1110111111
	0100		1111011111
	0101		1111101111
	0110		1111110111
	0111		1111111011
	1000		1111111101
	1001		111111110
	1010		111111111
	1011		111111111
	1100		111111111
	1101		1111111111
	1110		111111111
	1111		111111111

Application: n-Variable Function

☐ Exactly one output line corresponds to one minterm

- Realize n-variable functions by ORing selected minterm outputs from a decoder
- \triangleright Examples: $F_1 = \sum m(1,2,4), F_2 = \sum m(4,7,9)$



Encoders

- Encoder: performs the inverse function of a decoder (所被·66情况和 不同 (mo人)(in))
 - > If Y_i = 1, ABC outputs represent a binary number equal to i
 - > If more than one input can be 1 at a time, use a priority scheme


$Y_0 \longrightarrow Y_0 = 1$		Y ₀	Y ₁	Y ₂	Y ₃	Y ₄	Y ₅	Y ₆	Y ₇	Α	В	С	D	
Y ₁ >	0	o	0	0	0	0	0	0	0	0	0	0	0 <	<u>-</u>
$Y_2 \longrightarrow A$ $Y_3 \longrightarrow Bright P$	m_0	1	0	0	0	0	0	0	0	0	0	0	1	l)
$Y_4 \longrightarrow \begin{array}{c} Phonty \\ Encoder \end{array}$	m_1	Х	1	0	0	0	0	0	0	0	0	1	1	
$Y_5 \longrightarrow Y_6 $	m_2	Х	X	1	0	0	0	0	0	0	1	0	1	
$Y_7 \longrightarrow D$	m_3	Х	X	X	1	0	0	0	0	0	1	1	1	
先有 Yo かみ	m_4	Х	X	X	X	1	0	0	0	1	0	0	1	
X: Don't Care	m_5	Х	X	X	X	Χ	1	0	0	1	0	1	1	
7 output (1)	m_6	Х	X	X	X	X	X	1	0	1	1	0	1	
コ 扶着 Yo 、、 yet 教雅 (検査 input 是 同順手や 6分)	m ₇	Х	X	X	X	Χ	X	X		1	1	1	1	7

Outline

- ☐ Multiplexers
- ☐ Three-State Buffers
- ☐ Decoders and Encoders
- **☐** Read-Only Memories
- ☐ Programmable Logic Devices
- ☐ Complex Programmable Logic Devices
- ☐ Field-Programmable Gate Arrays

Read-Only Memories (1/3)

- ☐ Read-Only Memory (ROM): stores an array of binary data
 - Stored data cannot be changed
 - > e.g., 8-word × 4-bit ROM: each word is 4-bit, total 8 words
 - Input (ABC): 3-bit lines index 2³ values (0--7 addresses)
 - Output (F₀F₁F₂F₃): each one is called a word




Size = 4×8 bits


ed a word	Α	В	С	F ₀	F ₁	F ₂	F ₃
性地, 000	0	0	0	1	0	1	0
せかせ=1010 教仏の私位世	0	0	1	1	0	1	0
700 好东西内冬走	0	1	0	0	1	1	1
	0	1	1	0	1	0	1
	1	0	0	1	1	0	0
	1	0	1	0	0	0	1
	1	1	0	1	1	1	1
	1	1	1	0	1	0	1

Read-Only Memories (2/3)

 \square Generalized form: 2^n -word \times m-bit ROM (n inputs / m outputs)




☐ Basic ROM structure: a decoder + memory array




(mo~m)) 力23個住地, ? input lines

Read-Only Memories (3/3)



Application: Code Converter



Common Types of ROMs


- ☐ Mask-programmable ROMs
 - Use mask to program
 - Include/omit switching elements
- ☐ Programmable ROMs (PROMs)
 - Program once
- ☐ Erasable programmable read-only memory (EPROM)
- ☐ Electrically erasable programmable ROMs (EEPROMs)
 - (Can reprogram 100 to 1000 times)
 - ➤ Flash memory → solid-state drive

Outline

- ☐ Multiplexers
- ☐ Three-State Buffers
- ☐ Decoders and Encoders
- ☐ Read-Only Memories
- **☐** Programmable Logic Devices
- ☐ Complex Programmable Logic Devices
- ☐ Field-Programmable Gate Arrays

Programmable Logic Arrays (1/4)

- ☐ Programmable Logic Array (PLA): 2-level SOP implementation
 - > AND plane generates product terms
 - > OR plane sums the product terms



Example

$$F_1 = A'B' + AC'$$

$$F_2 = AC' + B$$

$$F_3 = A'B' + BC'$$

$$F_{\Delta} = B + AC$$


don't care

	А	В	C	F ₁	F ₂	F ₃	F ₄
A'B'	0	0	Θ	1	0	1	0
AC'	1	-	0	1	1	0	0
В	-	1	_	0	1	0	1
BC'	_	1	0	0	0	1	0
AC	1	-	1	0	0	0	1

Programmable Logic Arrays (2/4)


■ Example

- $F_0 = A'B' + AC'$
- $F_1 = AC' + B$
- $F_2 = A'B' + BC'$
- $F_3 = B + AC$



Programmable Logic Arrays (3/4)

Example



Programmable Logic Arrays (4/4)

Example

- $F_1(A,B,C,D) = \sum m(2,3,5,7,8,9,10,11,13,15)$
- $F_2(A,B,C,D) = \sum m(2,3,5,6,7,10,11,14,15)$
- $F_3(A,B,C,D) = \sum m(6,7,8,9,13,14,15)$


☐ Minimize using K-map

$$\triangleright$$
 F₁ = A'BD + ABD + AB'C' +B'C

$$F_2 = C + A'BD$$


$$F_3 = BC + AB'C' + ABD$$


	Α	В	С	D	F ₁	F ₂	F ₃
A'BD	0	1	_	1	1	1	0
ABD	1	1	_	1	1	0	1
AB'C'	1	0	0	_	1	0	1
В'С	_	0	1	_	1	0	0
С	_	_	1	_	0	1	1
ВС	_	1	1	_	0	0	1




Programmable Array Logic (1/2)

- Programmable Array Logic (PAL): a special case of PLA
 - > AND array: programmable
 - ➤ OR array: fixed
- ☐ Symbol






Programmable Array Logic (2/2)



Application Full Adder



$$\Box C_{out} = XY + XC_{in} + YC_{in}$$



X	Υ	C _{in}	C _{out}	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

一 orgate: NoT programmable

→ prop, or 之間引持多于了。
、統然用不到,但已流行转也于了不能再以


→ 可氮。

Outline

- Multiplexers
- ☐ Three-State Buffers
- ☐ Decoders and Encoders
- ☐ Read-Only Memories
- ☐ Programmable Logic Devices
- **☐** Complex Programmable Logic Devices
- ☐ Field-Programmable Gate Arrays

Complex Programmable Logic Devices

- ☐ Complex Programmable Logic Device (CPLD): integrates and interconnects many PALs and PLAs on a single chip
 - > Tools will program for you
 - Example: Xilinx XCR3064XL




Outline


- ☐ Multiplexers
- ☐ Three-State Buffers
- ☐ Decoders and Encoders
- ☐ Read-Only Memories
- ☐ Programmable Logic Devices
- ☐ Complex Programmable Logic Devices
- **☐** Field-Programmable Gate Arrays

Field Programmable Gate Arrays

☐ Field Programmable Gate Arrays (FPGA): an array of identical logic cells + programmable interconnections



Implementation of a Lookup Table (LUT)





Shannon's Expansion


Shannon's expansion theorem

$$F(x_1,x_2,...,x_{i-1},x_i,x_{i+1},...,x_n)$$

$$= x'_i \bullet F(x_1,x_2,...,x_{i-1},0,x_{i+1},...,x_n) + x_i \bullet F(x_1,x_2,...,x_{i-1},1,x_{i+1},...,x_n)$$









Realization with Function Generators

- ☐ Realize a 5-variable function with 4-variable FGs
 - \triangleright F(A,B,C,D,E) = A' \bullet F(0,B,C,D,E) + A \bullet F(1,B,C,D,E) = A' \bullet F₀ + A \bullet F₁
 - > Two 4-variable function generators + one 2-to-1 MUX (controlled by A)
- How about 6-variable function?





Q&A