

Digital Systems Design and Laboratory

[8. Combinational Circuit Design]

Chung-Wei Lin

cwlin@csie.ntu.edu.tw

CSIE Department

National Taiwan University

Outline

- ❑ **Review of Combinational Circuit Design**

- ❑ Design of Circuits with Limited Gate Fan-In

- ❑ Gate Delays and Timing Diagrams

- ❑ Hazards in Combinational Logic

- ❑ Simulation and Testing of Logic Circuits

Combinational Circuit Design

不存記憶 ↗ sequential: 有記憶

□ Generic combinational circuit design steps

- Translate the word description into a switching function (Unit 4)
- Simplify the function
 - Boolean algebra (Units 2 and 3)
 - Karnaugh map (Unit 5)
 - Quine-McCluskey (Unit 6)
 - Other methods
- Realize it using available logic gates (Unit 7)
 - Hardware cost = (#terms, #literals)
 - Start from minimum SOP \equiv AND-OR \rightarrow NAND-NAND/OR-NAND/NOR-OR
 - Start from minimum POS \equiv OR-AND \rightarrow NOR-NOR/AND-NOR/NAND-AND
 - # of levels = maximum # of cascaded gates between I/Os
 - Change level by factoring or multiplying out

Outline

- ❑ Review of Combinational Circuit Design
- ❑ **Design of Circuits with Limited Gate Fan-In**
- ❑ Gate Delays and Timing Diagrams
- ❑ Hazards in Combinational Logic
- ❑ Simulation and Testing of Logic Circuits

Example 1: Single Output

❑ Realize $F(A, B, C, D) = \sum m(0, 3, 4, 5, 8, 9, 10, 14, 15)$ using 3-input NOR gates (一个可以, 但不能超过3)

➤ $F' = A'B'C'D + AB'CD + ABC' + A'BC + A'CD'$ (from K-map)

➤ $F = (A + B + C + D')(A' + B + C' + D')(A' + B' + C)(A + B' + C')(A + C' + D)$

• Two 4-input OR gates (X) → factoring

• Three 3-input OR gates (O)



• One 5-input AND gate (X)

➤ $F = [B + D' + (A + C)(A' + C')][A' + B' + C][A + C' + B'D']$

$$= [(A+C') + B'] [(A+C') + D] \\ = (A+C') + B'D$$


$$(X+Y)(X+Z) = X + YZ \\ (A+B+C+D')(A'+B+C'+D')$$

$$= [(A+C) + (B+D')][(A'+C') + (B+D')] = (B+D') + (A+C)(A'+C')$$




$$B'D = [(B'D)']' = (B+D')' = B \text{ NOR } D'$$


11



=





=



OR-AND

NOR-NOR



OR-AND Gate 就是 NOR-NOR Gate.

Example 2: Multiple Outputs (1/2)

- Realize the functions using only 2-input NAND gates and inverters

		A	
		0	1
BC	00	1	1
	01		1
	11	1	
	10	1	

$$F_1 = B'C' + AB' + A'B$$

		A	
		0	1
BC	00	1	1
	01		
	11	1	1
	10	1	

$$F_2 = B'C' + BC + A'B$$

		A	
		0	1
BC	00		
	01	1	
	11		1
	10	1	1

$$F_3 = \underline{A'B'C} + AB + BC'$$



Example 2: Multiple Outputs (2/2)

Two-level (NOT 不限制)

➤ $F_1 = B'C' + AB' + A'B = B'(A + C') + A'B$

➤ $F_2 = B'C' + BC + A'B = A'B + (B' + C)(B + C')$

➤ $F_3 = \underline{A'B'C} + AB + BC' = \underline{A'(B + C)'} + B(A + C')$





Outline

- ❑ Review of Combinational Circuit Design
- ❑ Design of Circuits with Limited Gate Fan-In
- ❑ **Gate Delays and Timing Diagrams**
- ❑ Hazards in Combinational Logic
- ❑ Simulation and Testing of Logic Circuits

Gate Delay


□ Propagation delay

- When the input to a logic gate is changed, the output takes some time to change value
rising and falling delay 不可能一樣長 (物理特性)
- Usually different for input rising $0 \rightarrow 1$ and falling $1 \rightarrow 0$





Sample Timing Diagram (1/2)

- Assume each gate has a propagation delay of 20 ns



Sample Timing Diagram (2/2)

- A circuit with delay element



Outline

- ❑ Review of Combinational Circuit Design
- ❑ Design of Circuits with Limited Gate Fan-In
- ❑ Gate Delays and Timing Diagrams
- ❑ **Hazards in Combinational Logic**
- ❑ Simulation and Testing of Logic Circuits

Hazards

□ Hazard

- Unwanted switching transients appearing at the output when the input to a combinational circuit changes

- Unequal propagation delays for different paths from inputs to outputs


- Static 1-/0-hazard 原因: delay

- Output momentarily goes to 0/1 when it should remain a constant 1/0


- Dynamic hazard

- Output change 3 or more times when the output changes from 0 to 1 (1 to 0)


static hazard
↓
是静态的，但
在两个相邻点
掉下来一下。



Static 1-Hazard



Static 0-Hazard





Dynamic Hazard

Static 1-Hazard Example

Example: assume each gate has a propagation delay of 10 ns

➤ If $A = C = 1$, static-1 hazard occurs when B changes from 1 to 0

假设 $A=C=1$



此时 D 和 E 均为 0，
 经过 10 delay (not OK) $\rightarrow F=0$

BC \ A	0	1
00	0	1
01	0	1
11	1	1
10	0	0

Handwritten annotations: AB' is circled in blue for rows 00 and 01. BC is circled in blue for row 11. A red arrow points from the 1 in row 11, column 1 to the 1 in row 01, column 1.


Static 1-Hazard Removal

□ When?

- In Karnaugh maps, if any two adjacent 1's are not covered by the same loop, a 1-hazard exists for the transition between the two 1's

□ How to remove hazards?



- Add additional loops such that all adjacent 1's are covered by some loop



		A	
		0	1
BC	00	0	1
	01	0	1
	11	1	1
	10	0	0

Static 0-Hazard Example

Example: $A = 0$, $B = 1$, $D = 0$, and C changes from 0 to 1




Static 0-Hazard Removal

在Y變成0 (t=13) 後 delay 5ns
即 t=13+5=18, Z=0

static 0 Hazard 有相鄰的0 沒被同一個圈 (PI) 包到。

Similarly, add additional loops for adjacent 0's


前個例子: NAND-AND 的 pos form



$$Z = (A + C)(A' + D')(B' + C' + D)$$

這是 static 0 Hazard: 本來應為一直=0 但後來變

但在 t 變 0 時, A+C 變為 1, B'+C'+D 變為 0, 但 A+C=1 先發生 \Rightarrow (A+C) (A'+D') (B'+C'+D) = 1 \Rightarrow Z=1



$$Z = (A + C)(A' + D')(B' + C' + D) \\ (C + D')(A + B' + D)(A' + B' + C')$$

Hazards in Multilevel Logic (1/2)

把 X, X' 当作不同的 variable, 不能消掉!

- ❑ Derive a SOP/POS for a multilevel circuit, but the complementation laws ($XX' = 0, X + X' = 1$) are NOT used

➤ Some redundant terms exist in the SOP (POS) ↗

- $XX'\alpha$

- α is a product of literals or it may be null

- $XX'\alpha$ represents a pseudo gate that may temporarily have the output value 1 as X changes and if $\alpha = 1$

避免 Hazards ≠ 不能用这两个 law

- $X + X' + \beta$

- β is a sum of literals or it may be empty

- $X + X' + \beta$ represents a pseudo gate that may temporarily have the output value 0 as X changes and if $\beta = 0$

- ❑ For SOP, ensure every pair of adjacent 1's is covered together

➤ The sum of all prime implicants is safe!

- ❑ Treat each X and X' as independent variables to prevent introduction of hazards

Hazards in Multilevel Logic (2/2)

- ❑ Static 1-hazards: analyze the same as for 2-level


- ❑ Static 0-hazards: $XX'\alpha$ in SOP

 - Adjacent 0's differ in the value of X with $\alpha = 1$


- ❑ Dynamic hazards: $XX'\alpha$ in SOP

 - Adjacent input combinations on K-map differ in the value of X with $\alpha = 1$ and with opposite function values, and


 - For these combinations, the change in X propagates over ≥ 3 different paths



Static 1-Hazard



Static 0-Hazard



Dynamic Hazard

Example (1/3)

即 $A=0$

$A'=1$ 此时可能有 Hazard


($A=1$)

$$\begin{aligned} F &= (A'C' + B'C)(C + D) \\ &= A'C'C + A'C'D + B'C + B'CD \\ &= A'C'C + A'C'D + B'C \end{aligned}$$

Static 1-hazard

➤ $0001 \leftrightarrow 0011$

AB \ CD	00	01	11	10
00	0	0	0	0
01	1	1	0	0
11	1	0	0	1
10	1	0	0	1



我¹ C 的值不同 (1' C' C 1 会有可能有 Hazard)

2. $A' = 1$ ($A = 0$)



3. 没有 0 Hazard \rightarrow 看相邻的。

Example (2/3)

$F = A'C'C + A'C'D + B'C$

Static 0-hazard

- Adjacent 0's differ in the value of C with $A' = 1$
- $0100 \leftrightarrow 0110$




Example (3/3)

dynamic → 看相邻的 1 和 0 一个 1

$$F = A'C'C + A'C'D + B'C$$

- Adjacent input combinations on K-map differ in the value of C with $A' = 1$ and with opposite function values, and
- For these combinations, the change in C propagates over ≥ 3 different paths
- $0000 \leftrightarrow 0010$ (how about $0101 \leftrightarrow 0111$?)

AB \ CD	00	01	11	10
00	0	0	0	0
01	1	1	0	0
11	1	0	0	1
10	1	0	0	1



Designing a Hazard-Free Circuit

❑ Hazard-free AND-OR circuit

- Find a SOP expression for the output where each pair of adjacent 1's is covered by a 1-term
最保险的办法是卡诺图
 - The sum of all prime implicants always satisfies this condition
 - A two-level AND-OR circuit based on this will be free of static 1-, 0-, and dynamic hazards
- Transform the SOP expression into the desired form by simple factoring, DeMorgan's laws, etc.
 - Treat each variable X and X' as independent variables

❑ Hazard-free OR-AND circuit

- Alternatively, start with a POS form where every pair of adjacent 0's is covered by a 0-term
- Dual procedure

Outline

- ❑ Review of Combinational Circuit Design
- ❑ Design of Circuits with Limited Gate Fan-In
- ❑ Gate Delays and Timing Diagrams
- ❑ Hazards in Combinational Logic
- ❑ **Simulation and Testing of Logic Circuits**

Simulation

❑ Verify logic circuits by

- Actually building them
- Simulating them on a computer

❑ 4 logic values

4/20/20

- 0 (low), 1 (high), X (unknown), Z (high-impedance/open circuit)

❑ AND and OR functions for 4-valued simulation

AND	0	1	X	Z
0	0	0	0	0
1	0	1	X	X
X	0	X	X	X
Z	0	X	X	X

OR	0	1	X	Z
0	0	1	X	X
1	1	1	1	1
X	X	1	X	X
Z	X	1	X	X


4-Valued Logic Simulator (1/2)

❑ Simulate a circuit


- Computations: level-by-level from inputs to outputs
- Evaluations: once inputs change

FIGURE 8-13

© Cengage Learning 2014



(a) Simulation screen showing switches



(b) Simulation screen with missing gate input

4-Valued Logic Simulator (2/2)

❑ Possible errors in designs


- In simulation 复验拿去 TSMC 製造之前
 - Incorrect design
 - Gates with wrong connection
 - Wrong input signals to the circuits
- In real circuits (testing) 晶片製造之後
 - Defective gates
 - Defective connecting wires

❑ Debug

- Start from output, work back until the trouble is located

FIGURE 8-14
Logic Circuit with
Incorrect Output

© Cengage Learning
2014



Q&A