



A TDK SmartMotion™ Solution Designed for Drone Market

#### **GENERAL DESCRIPTION**

The ICM-40609-D is a 6-axis MEMS MotionTracking<sup>™</sup> device that combines a 3-axis gyroscope and a 3-axis accelerometer designed for the drone market. The ICM-40609-D is form factor compatible with our legacy drone devices – making the transition to the latest offering incredibly simple.

The ICM-40609-D takes advantage of a state-of-theart architecture design that enhances the IMU's performance and accuracy over temperature, making it the ideal drone solution to control the stability of the platform during long flight times that may experience high temperature shifts.

The ICM-40609-D has a max ODR of 32 KHz, making it the best sampling rate available in a consumer device. The ability to capture data at such a high ODR allows for customers to easily find any anomalies or errors that need to be addressed during flight. The accel Full Scale Range has also been increased to 32g, allowing for substantial linear movement to be easily tracked.

Other industry-leading features include on-chip 16-bit ADCs, programmable digital filters, an embedded temperature sensor, and programmable interrupts. The device features I<sup>2</sup>C and SPI serial interfaces, a VDD operating range of 1.71V to 3.6V, and a separate VDDIO operating range of 1.71V to 3.6V.

#### **FEATURES**

• Gyro Noise: 4.5mdps/VHz

Gyro Offset Stability TC: ±10mdps/C

Gyro Sensitivity Error: ±0.5%
 Gyro Sensitivity/temp: ±0.045%/C

• Accel Noise: 100μg/vHz

• Accel Offset Stability TC: ±0.15mg/C

Accel Sensitivity Error: ±0.5%

Accel Sensitivity/temp: ±0.007%/C
 Gyro + Accel Combo current: 0.77mA
 Extended Accel Full Scale Range: 32g

Improved ODR Latency: 32KHz

# **Custom architecture for Improved Thermal Gradient Behavior**

Best-in-class accuracy over temperature



#### Increased ODR/FSR for max data collection

- 32g Accel Full Scale Range
- 32 KHz ODR Sample Rate



#### **Form Factor Compatible with Legacy Products**

Easily transition from ICM-20602 and MPU-6500

Document Number: DS-000330

Rev. Date: 06/07/2022

Revision: 1.2

Only minor pinout changes required



#### **APPLICATIONS**

• Drones, Flight Controller

PART NUMBER	PACKAGE SIZE	TARGET MARKETS	FULL SCALE RANGE	ODR & SAMPLE SYNCH	STATUS
MPU-6500	3x3x0.9mm 24-pin QFN	Various	±2000dps/16g	G: 8KHz/ A: 4KHz 16-bit	NR/ND
ICM-20602	3x3x0.75mm 16-pin LGA	Various	±2000dps/16g	G: 8KHz/ A: 4KHz 16-bit	NR/ND
ICM-42688-P	2.5x3 14mm-pin LGA	Robotics/HMD/IoT/Drones	±2000dps/16g	32KHz G: 19-bit / A: 18-bit	Active
ICM-40609-D	3x3x0.91mm 24-pin LGA	Enhanced Drone Performance	±2000dps/32g	32KHz 16-bit	2H 2022



## **TABLE OF CONTENTS**

	Gene	eral Description	1
	Featu	ures	1
	Appli	ications	1
1	Intro	ductionduction	8
	1.1	Purpose and Scope	8
	1.2	Product Overview	8
	1.3	Applications	8
2	Featu	ures	9
	2.1	Gyroscope Features	9
	2.2	Accelerometer Features	9
	2.3	Additional Features	9
3	Elect	rical Characteristics	10
	3.1	Gyroscope Specifications	10
	3.2	Accelerometer Specifications	11
	3.3	Electrical Specifications	12
	3.4	I <sup>2</sup> C Timing Characterization	14
	3.5	SPI Timing Characterization – 4-Wire SPI Mode	15
	3.6	SPI Timing Characterization – 3-Wire SPI Mode	16
	3.7	Absolute Maximum Ratings	17
4	Appli	ications Information	18
	4.1	Pin Out Diagram and Signal Description	18
	4.2	Typical Operating Circuit	19
	4.3	Bill of Materials for External Components	20
	4.4	System Block Diagram	21
	4.5	Overview	21
	4.6	Three-Axis MEMS Gyroscope with 16-bit ADCs and Signal Conditioning	21
	4.7	Three-Axis MEMS Accelerometer with 16-bit ADCs and Signal Conditioning	21
	4.8	I <sup>2</sup> C and SPI Host Interface	21
	4.9	Self-Test	21
	4.10	Clocking	22
	4.11	Sensor Data Registers	22
	4.12	Interrupts	22
	4.13	Digital-Output Temperature Sensor	22
	4.14	Bias and LDOs	22
	4.15	Charge Pump	22
	4.16	Standard Power Modes	23



5	Signa	al Path	24
	5.1	Notch Filter	24
	5.2	Anti-Alias Filter	25
	5.3	User Programmable Offset	27
	5.4	UI Filter Block	28
	5.5	ODR And FSR Selection	33
6	FIFO		36
	6.1	Packet Structure	36
	6.2	FIFO Header	37
	6.3	Maximum FIFO Storage	38
	6.4	FIFO Configuration Registers	38
7	Prog	rammable Interrupts	40
	7.1	Wake-On Motion Interrupt	40
8	Digit	al Interface	41
	8.1	I <sup>2</sup> C and SPI Serial Interfaces	41
	8.2	I <sup>2</sup> C Interface	41
	8.3	I <sup>2</sup> C Communications Protocol	41
	8.4	I <sup>2</sup> C Terms	43
	8.5	SPI Interface	44
9	Asse	mbly	45
	9.1	Orientation of Axes	45
	9.2	Package Dimensions	46
10	Part	Number Package Marking	48
11	Use I	Notes	49
	11.1	Accelerometer Mode Transitions	49
	11.2	Accelerometer Low Power (LP) Mode Averaging Filter Setting	49
	11.3	Settings for I <sup>2</sup> C, and SPI Operation	49
	11.4	Notch Filter and Anti-Alias Filter Operation	49
	11.5	Register Values Modification	49
12	Regis	ster Map	50
	12.1	User Bank 0 Register Map	50
	12.2	User Bank 1 Register Map	51
	12.3	User Bank 2 Register Map	52
	12.4	User Bank 4 Register Map	52
13	User	Bank 0 Register Map – Descriptions	53
	13.1	DEVICE_CONFIG	53
	13.2	DRIVE_CONFIG	53



13.3	INT_CONFIG	54
13.4	FIFO_CONFIG	54
13.5	TEMP_DATA1	54
13.6	TEMP_DATA0	55
13.7	ACCEL_DATA_X1	55
13.8	ACCEL_DATA_X0	55
13.9	ACCEL_DATA_Y1	55
13.10	ACCEL_DATA_Y0	55
13.11	ACCEL_DATA_Z1	56
13.12	ACCEL_DATA_Z0	56
13.13	GYRO_DATA_X1	56
13.14	GYRO_DATA_X0	56
13.15	GYRO_DATA_Y1	56
13.16	GYRO_DATA_Y0	57
13.17	GYRO_DATA_Z1	57
13.18	GYRO_DATA_ZO	57
13.19	TMST_FSYNCH	57
13.20	TMST_FSYNCL	57
13.21	INT_STATUS	58
13.22	FIFO_COUNTH	58
13.23	FIFO_COUNTL	58
13.24	FIFO_DATA	59
13.25	INT_STATUS2	59
13.26	SIGNAL_PATH_RESET	59
13.27	INTF_CONFIG0	59
13.28	INTF_CONFIG1	61
13.29	PWR_MGMT0	61
13.30	GYRO_CONFIGO	62
13.31	ACCEL_CONFIG0	63
13.32	GYRO_CONFIG1	64
13.33	GYRO_ACCEL_CONFIGO	65
13.34	ACCEL_CONFIG1	66
13.35	TMST_CONFIG	66
13.36	WOM_CONFIG	67
13.37	FIFO_CONFIG1	67
13.38	FIFO_CONFIG2	67
13.39	FIFO_CONFIG3	68



	13.40	FSYNC_CONFIG	68
	13.41	INT_CONFIG0	69
	13.42	INT_CONFIG1	69
	13.43	INT_SOURCE0	70
	13.44	INT_SOURCE1	70
	13.45	INT_SOURCE3	71
	13.46	INT_SOURCE4	71
	13.47	FIFO_LOST_PKT0	71
	13.48	FIFO_LOST_PKT1	72
	13.49	SELF_TEST_CONFIG	72
	13.50	WHO_AM_I	72
	13.51	REG_BANK_SEL	73
14	User Ba	ank 1 Register Map – Descriptions	74
	14.1	SENSOR_CONFIG0	74
	14.2	GYRO_CONFIG_STATIC2	74
	14.3	GYRO_CONFIG_STATIC3	74
	14.4	GYRO_CONFIG_STATIC4	75
	14.5	GYRO_CONFIG_STATIC5	75
	14.6	GYRO_CONFIG_STATIC6	75
	14.7	GYRO_CONFIG_STATIC7	75
	14.8	GYRO_CONFIG_STATIC8	76
	14.9	GYRO_CONFIG_STATIC9	76
	14.10	GYRO_CONFIG_STATIC10	76
	14.11	XG_ST_DATA	77
	14.12	YG_ST_DATA	
	14.13	ZG_ST_DATA	77
	14.14	TMSTVAL0	77
	14.15	TMSTVAL1	77
	14.16	TMSTVAL2	78
	14.17	INTF_CONFIG4	78
	14.18	INTF_CONFIG5	78
15	User Ba	ank 2 Register Map – Descriptions	79
	15.1	ACCEL_CONFIG_STATIC2	79
	15.2	ACCEL_CONFIG_STATIC3	79
	15.3	ACCEL_CONFIG_STATIC4	79
	15.4	XA_ST_DATA	79
	15.5	YA_ST_DATA	80



	15.6	ZA_ST_DATA	80
16	User Ba	nk 4 Register Map – Descriptions	81
	16.1	ACCEL_WOM_X_THR	81
	16.2	ACCEL_WOM_Y_THR	81
	16.3	ACCEL_WOM_Z_THR	81
	16.4	OFFSET_USER0	81
	16.5	OFFSET_USER1	
	16.6	OFFSET_USER2	82
	16.7	OFFSET_USER3	82
	16.8	OFFSET_USER4	82
	16.9	OFFSET_USER5	83
	16.10	OFFSET_USER6	83
	16.11	OFFSET_USER7	83
	16.12	OFFSET_USER8	83
17	Referen	ce	84
18	Revision	history	85



### **TABLE OF FIGURES**

Figure 1. I <sup>2</sup> C Bus Timing Diagram	14
Figure 2. 4-Wire SPI Mode-3 Bus Timing Diagram	15
Figure 3. 4-Wire SPI Mode-0 Bus Timing Diagram	15
Figure 4. 3-Wire Mode-3 SPI Bus Timing Diagram	16
Figure 5. 3-Wire Mode-0 SPI Bus Timing Diagram	
Figure 6. Pin Out Diagram for ICM-40609-D 3x3.0x0.91 mm LGA	
Figure 7. ICM-40609-D Application Schematic (I <sup>2</sup> C Interface to Host)	19
Figure 8. ICM-40609-D Application Schematic (SPI Interface to Host)	19
Figure 9. ICM-40609-D System Block Diagram	21
Figure 10. ICM-40609-D Signal Path	24
Figure 11. FIFO Packet Structure	36
Figure 12. Maximum FIFO Storage	
Figure 13. START and STOP Conditions	41
Figure 14. Acknowledge on the I <sup>2</sup> C Bus	
Figure 15. Complete I <sup>2</sup> C Data Transfer	42
Figure 16. Typical SPI Master/Slave Configuration	44
Figure 17. Orientation of Axes of Sensitivity and Polarity of Rotation	45
TABLE OF TABLES	
Table 1. Gyroscope Specifications	10
Table 2. Accelerometer Specifications	
Table 3. D.C. Electrical Characteristics	
Table 4. A.C. Electrical Characteristics	
Table 5. I <sup>2</sup> C Timing Characteristics	14
Table 6. 4-Wire SPI Timing Characteristics (24-MHz Operation)	
Table 7. 3-Wire SPI Timing Characteristics (24-MHz Operation)	16
Table 8. Absolute Maximum Ratings	
Table 9. Signal Descriptions	18
Table 10. Bill of Materials	20
Table 11. Standard Power Modes for ICM-40609-D	23
Table 12. I <sup>2</sup> C Terms	43



### 1 INTRODUCTION

#### 1.1 PURPOSE AND SCOPE

This document is a product specification, providing a description, specifications, and design related information on the ICM-40609-D Single-Interface MotionTracking device. The device is housed in a small 3x3x0.91 mm 24-pin LGA package.

#### 1.2 PRODUCT OVERVIEW

The ICM-40609-D is a 6-axis MotionTracking device that combines a 3-axis gyroscope, and a 3-axis accelerometer in a small 3x3x0.91 mm (24-pin LGA) package. It also features a 2 KB FIFO that can lower the traffic on the serial bus interface and reduce power consumption by allowing the system processor to burst read sensor data and then go into a low-power mode. ICM-40609-D, with its 6-axis integration, enables manufacturers to eliminate the costly and complex selection, qualification, and system level integration of discrete devices, guaranteeing optimal motion performance for consumers.

The gyroscope supports eight programmable full-scale range settings from  $\pm 15.625$  dps to  $\pm 2000$  dps, and the accelerometer supports four programmable full-scale range settings from  $\pm 4g$  to  $\pm 32g$ .

Other industry-leading features include on-chip 16-bit ADCs, programmable digital filters, an embedded temperature sensor, and programmable interrupts. The device features I<sup>2</sup>C and SPI serial interfaces, a VDD operating range of 1.71V to 3.6V, and a separate VDDIO operating range of 1.71V to 3.6V.

The host interface can be configured to support  $I^2C$  slave or SPI slave modes. The  $I^2C$  interface supports speeds up to 1 MHz, and the SPI interface supports speeds up to 24 MHz.

By leveraging its patented and volume-proven CMOS-MEMS fabrication platform, which integrates MEMS wafers with companion CMOS electronics through wafer-level bonding, InvenSense has driven the package size down to a footprint and thickness of 3x3x0.91 mm (24-pin LGA), to provide a very small yet high-performance low-cost package. The device provides high robustness by supporting 20,000g shock reliability.

#### 1.3 APPLICATIONS

- Drones
- Robotics
- IoT Applications



### 2 FEATURES

### 2.1 GYROSCOPE FEATURES

The triple-axis MEMS gyroscope in the ICM-40609-D includes a wide range of features:

- Digital-output X-, Y-, and Z-axis angular rate sensors (gyroscopes) with programmable full-scale range of ±15.625, ±31.25, ±62.5, ±125, ±250, ±500, ±1000, and ±2000 degrees/sec
- Low Noise (LN) power mode support
- Digitally programmable low-pass filters
- Factory calibrated sensitivity scale factor
- Self-test

#### 2.2 ACCELEROMETER FEATURES

The triple-axis MEMS accelerometer in ICM-40609-D includes a wide range of features:

- Digital-output X-, Y-, and Z-axis accelerometer with programmable full-scale range of ±4g, ±8g, ±16g and ±32g
- Low Noise (LN) and Low Power (LP) power modes support
- User-programmable interrupts
- Wake-on-motion interrupt for low power operation of applications processor
- Self-test

### 2.3 ADDITIONAL FEATURES

ICM-40609-D includes the following additional features:

- 2KB FIFO buffer enables the applications processor to read the data in bursts
- User-programmable digital filters for gyroscope, accelerometer, and temperature sensor
- Wake on Motion: Detects motion when accelerometer data exceeds a programmable threshold
- 1 MHz I<sup>2</sup>C / 24 MHz SPI slave host interface
- Digital-output temperature sensor
- Smallest and thinnest LGA package for portable devices: 3 x 3 x 0.91 mm (24-pin LGA)
- 20,000*g* shock tolerant
- MEMS structure hermetically sealed and bonded at wafer level
- · RoHS and Green compliant



### 3 ELECTRICAL CHARACTERISTICS

### 3.1 GYROSCOPE SPECIFICATIONS

Typical Operating Circuit of section 4.2, VDD = 1.8V, VDDIO = 1.8V, T<sub>A</sub>=25°C, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS	NOTES
	GYROSCOPE SENSITIVITY					
	GYRO_FS_SEL=0		±2000		º/s	2
	GYRO_FS_SEL =1		±1000		º/s	2
Full-Scale Range	GYRO_FS_SEL =2		±500		º/s	2
	GYRO_FS_SEL =3		±250		º/s	2
	GYRO_FS_SEL =4		±125		º/s	2
	GYRO_FS_SEL =5		±62.5		º/s	2
	GYRO_FS_SEL =6		±31.25		º/s	2
	GYRO_FS_SEL =7		±15.625		º/s	2
Gyroscope ADC Word Length			16		bits	2
	GYRO_FS_SEL=0		16.4		LSB/(º/s)	2
	GYRO_FS_SEL =1		32.8		LSB/(º/s)	2
	GYRO_FS_SEL =2		65.5		LSB/(º/s)	2
	GYRO_FS_SEL =3		131		LSB/(º/s)	2
Sensitivity Scale Factor	GYRO_FS_SEL =4		262		LSB/(º/s)	2
	GYRO_FS_SEL =5		524.3		LSB/(º/s)	2
	GYRO_FS_SEL =6		1048.6		LSB/(º/s)	2
	GYRO_FS_SEL =7		2097.2		LSB/(º/s)	2
Sensitivity Scale Factor Initial Tolerance	25°C		±0.5		%	1
Sensitivity Scale Factor Variation Over Temperature	-40°C to +85°C		±0.045		%/°C	3
Nonlinearity	Best fit straight line; 25°C		±0.1		%	3
Cross-Axis Sensitivity			±1		%	3
	ZERO-RATE OUTPUT (ZRO)					
Initial ZRO Tolerance	Board-level, 25°C		±1		º/s	3
ZRO Variation vs. Temperature	-40°C to +85°C		±0.01		º/s/ºC	3
	OTHER PARAMETERS		•		•	
Rate Noise Spectral Density	@ 10 Hz		0.0045		º/s /√Hz	1
Total RMS Noise	Bandwidth = 100 Hz		0.045		º/s-rms	4
Gyroscope Mechanical Frequencies		25	27	29	KHz	1
	ODR < 1kHz	5		500	Hz	2
Low Pass Filter Response	ODR ≥ 1kHz	5		995	Hz	2
Gyroscope Start-Up Time	Time from gyro enable to gyro drive ready		30		ms	3
Output Data Rate		12.5		32000	Hz	2

**Table 1. Gyroscope Specifications** 

- 1. Tested in production.
- Guaranteed by design.
- 3. Derived from validation or characterization of parts, not guaranteed in production.
- 4. Calculated from Rate Noise Spectral Density.



### 3.2 ACCELEROMETER SPECIFICATIONS

Typical Operating Circuit of section 4.2, VDD = 1.8V, VDDIO = 1.8V,  $T_A$ =25°C, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS	NOTES
	ACCELEROMETER SENSITIVITY					
	ACCEL_FS_SEL =0		±32		g	2
Full-Scale Range	ACCEL_FS_SEL =1		±16		g	2
Full-Scale Range	ACCEL_FS_SEL =2		±8		g	2
	ACCEL_FS_SEL =3		±4		g	2
ADC Word Length	Output in two's complement format		16		bits	2
	ACCEL_FS_SEL =0		1,024		LSB/g	2
Sensitivity Scale Factor	ACCEL_FS_SEL =1		2,048		LSB/g	2
	ACCEL_FS_SEL =2		4,096		LSB/g	2
	ACCEL_FS_SEL =3		8,192		LSB/g	2
Sensitivity Scale Factor Initial Tolerance	Component-level		±0.5		%	1
Sensitivity Change vs. Temperature	-40°C to +85°C		±0.007		%/°C	3
Nonlinearity	Best Fit Straight Line, ±2g		±0.1		%	3
Cross-Axis Sensitivity			±1		%	3
	ZERO-G OUTPUT	•	•	•		•
Initial Tolerance	Board-level, all axes		±40		m <i>g</i>	3
Zero-G Level Change vs. Temperature	-40°C to +85°C		±0.15		m <i>g/</i> ºC	3
	OTHER PARAMETERS					
Power Spectral Density	@ 10 Hz		100		μ <i>g/</i> √Hz	1
RMS Noise	Bandwidth = 100 Hz		1.00		mg-rms	4
La Barre Ellis a Barrera	ODR < 1kHz	5		500	Hz	2
Low-Pass Filter Response	ODR ≥ 1kHz	5		995	Hz	2
Accelerometer Startup Time	From sleep mode to valid data		10		ms	3
Output Data Rate		1.5625		32000	Hz	2

**Table 2. Accelerometer Specifications** 

- Tested in production.
   Guaranteed by design.
- 3. Derived from validation or characterization of parts, not guaranteed in production.
- 4. Calculated from Power Spectral Density.



### 3.3 ELECTRICAL SPECIFICATIONS

### 3.3.1 D.C. Electrical Characteristics

Typical Operating Circuit of section 4.2, VDD = 1.8V, VDDIO = 1.8V, T<sub>A</sub>=25°C, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS	NOTES
	SUPPLY VOLTAGES					
VDD		1.71	1.8	3.6	V	1
VDDIO		1.71	1.8	3.6	V	1
SUPPLY CURRENTS						
	6-Axis Gyroscope + Accelerometer		0.77		mA	2
Low-Noise Mode	3-Axis Accelerometer		0.27		mA	2
	3-Axis Gyroscope		0.61		mA	2
Accelerometer Low -Power Mode (Gyroscope disabled)	200Hz ODR, 1x averaging		0.06		mA	2
Full-Chip Sleep Mode	At 25ºC		11		μΑ	2
TEMPERATURE RANGE						
Specified Temperature Range	Performance parameters are not applicable beyond Specified Temperature Range	-40		+85	°C	1

**Table 3. D.C. Electrical Characteristics** 

- 1. Guaranteed by design.
- 2. Derived from validation or characterization of parts, not guaranteed in production.



#### 3.3.2 **A.C. Electrical Characteristics**

Typical Operating Circuit of section 4.2, VDD = 1.8V, VDDIO = 1.8V, T<sub>A</sub>=25°C, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS	NOTES		
	SUPPLIE	s						
Supply Ramp Time	Monotonic ramp. Ramp rate is 10% to 90% of	0.01		3	ms	_		
,	the final value				mV	1		
Power Supply Noise			10		peak-peak	1		
	TEMPERATURE	SENSOR						
Operating Range	Ambient	-40		85	°C	1		
25°C Output			0		LSB	3		
ADC Resolution			16		bits	2		
ODR	With Filter	25		8000	Hz	2		
Room Temperature Offset	25°C	-5		5	°C	3		
Stabilization Time				14000	μs	2		
Sensitivity	Untrimmed		132.48		LSB/°C	1		
Sensitivity for FIFO data	POWER-ON	RESET	2.07		LSB/°C	1		
Start-up time for register read/write	From power-up I <sup>2</sup> C ADDRI	FSS		1	ms	1		
	AP_AD0 = 0		1101000					
I <sup>2</sup> C ADDRESS	AP_AD0 = 1		1101001					
	DIGITAL INPUTS (FSYN	ר פרוא פטו כפן	-	•				
V <sub>IH</sub> , High Level Input Voltage	DIGITAL INFOTS (F3TN	0.7*VDDIO			V			
V <sub>II</sub> , Low Level Input Voltage		0.7 VDDIO		0.3*VDDIO	V	1		
C <sub>I</sub> , Input Capacitance			110	0.3 VDDIO		1		
C <sub>I</sub> , input capacitance			< 10		pF			
	DIGITAL OUTPUT (SD	O, INT1, INT2)						
V <sub>OH</sub> , High Level Output Voltage	R <sub>LOAD</sub> =1 MΩ;	0.9*VDDIO			V			
V <sub>OL1</sub> , LOW-Level Output Voltage	R <sub>LOAD</sub> =1 MΩ;			0.1*VDDIO	V			
V <sub>OLINT</sub> , INT Low-Level Output Voltage	OPEN=1, 0.3 mA sink			0.1	V			
, ,	Current					1		
Output Leakage Current	OPEN=1		100		nA			
t <sub>INT</sub> , INT Pulse Width	int tpulse duration= 0 , 1 (100us, 8us ) ;	8		100	μs			
THE	I <sup>2</sup> C I/O (SCL,	_		100	μυ			
V <sub>IL</sub> , LOW-Level Input Voltage		-0.5 V		0.3*VDDIO	V			
V <sub>IH</sub> , HIGH-Level Input Voltage		0.7*VDDIO		VDDIO +	V			
				0.5 V				
V <sub>hys</sub> , Hysteresis			0.1*VDDIO		V			
V <sub>OL</sub> , LOW-Level Output Voltage	3 mA sink current	0		0.4	V	1		
I <sub>OL</sub> , LOW-Level Output Current	V <sub>OL</sub> =0.4 V		3		mA			
GB 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	V <sub>0L</sub> =0.6 V		6		mA			
Output Leakage Current			100		nA			
t <sub>of</sub> , Output Fall Time from V <sub>IHmax</sub> to V <sub>ILmax</sub>	C <sub>b</sub> bus capacitance in pf	20+0.1C <sub>b</sub>		300	ns			
TELLIBA	· ·	-			-			
	CLKSEL=`2b00 or gyro inactive; 25°C	-3		+3	%	1		
Clock Frequency Initial Tolerance	CLK_SEL=`2b01 and gyro active; 25°C	-1		+1	%	1		
	CLK_SEL= 2b01 and gyro active, 25 C  CLK_SEL= 2b00 or gyro inactive; -40°C to +85°C	-1		±3	%	1		
Frequency Variation over Temperature				±3				
	CLK_SEL=`2b01 and gyro active; -40°C to +85°C			±Z	%	1		

**Table 4. A.C. Electrical Characteristics** 

- Expected results based on design, will be updated after characterization. Not guaranteed in production.
- Guaranteed by design.
- To be Production tested.



### 3.4 I<sup>2</sup>C TIMING CHARACTERIZATION

Typical Operating Circuit of section 4.2, VDD = 1.8V, VDDIO = 1.8V, T<sub>A</sub>=25°C, unless otherwise noted.

PARAMETERS	CONDITIONS	MIN	TYPICAL	MAX	UNITS	NOTES
I <sup>2</sup> C TIMING	I <sup>2</sup> C FAST-MODE PLUS					
f <sub>SCL</sub> , SCL Clock Frequency				1	MHz	1
t <sub>HD.STA</sub> , (Repeated) START Condition Hold Time		0.26			μs	1
t <sub>LOW</sub> , SCL Low Period		0.5			μs	1
t <sub>HIGH</sub> , SCL High Period		0.26			μs	1
t <sub>SU.STA</sub> , Repeated START Condition Setup Time		0.26			μs	1
t <sub>HD.DAT</sub> , SDA Data Hold Time		0			μs	1
t <sub>SU.DAT</sub> , SDA Data Setup Time		50			ns	1
t <sub>r</sub> , SDA and SCL Rise Time	C <sub>b</sub> bus cap. from 10 to 400 pF			120	ns	1
t <sub>f</sub> , SDA and SCL Fall Time	C <sub>b</sub> bus cap. from 10 to 400 pF			120	ns	1
t <sub>SU.STO</sub> , STOP Condition Setup Time		0.5			μs	1
t <sub>BUF</sub> , Bus Free Time Between STOP and START Condition		0.5			μs	1
C <sub>b</sub> , Capacitive Load for each Bus Line			< 400		pF	1
t <sub>VD.DAT</sub> , Data Valid Time				0.45	μs	1
t <sub>VD.ACK</sub> , Data Valid Acknowledge Time				0.45	μs	1

Table 5. I<sup>2</sup>C Timing Characteristics

#### Notes:

1. Based on characterization of 5 parts over temperature and voltage as mounted on evaluation board or in sockets




Figure 1. I<sup>2</sup>C Bus Timing Diagram



#### 3.5 SPI TIMING CHARACTERIZATION – 4-WIRE SPI MODE

Typical Operating Circuit of section 4.2, VDD = 1.8V, VDDIO = 1.8V, T<sub>A</sub>=25°C, unless otherwise noted.

PARAMETERS	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
SPI TIMING						
f <sub>SPC</sub> , SCLK Clock Frequency	Default			24	MHz	1
t <sub>LOW</sub> , SCLK Low Period		24.5			ns	1
t <sub>HIGH</sub> , SCLK High Period		24.5			ns	1
t <sub>SU.CS</sub> , CS Setup Time		39			ns	1
t <sub>HD.CS</sub> , CS Hold Time		18			ns	1
t <sub>SU.SDI</sub> , SDI Setup Time		13			ns	1
t <sub>HD.SDI</sub> , SDI Hold Time		8			ns	1
t <sub>VD.SDO</sub> , SDO Valid Time	C <sub>load</sub> = 20 pF			21.5	ns	1
t <sub>HD.SDO</sub> , SDO Hold Time	C <sub>load</sub> = 20 pF	9.5			ns	1
t <sub>DIS.SDO</sub> , SDO Output Disable Time				28	ns	1

Table 6. 4-Wire SPI Timing Characteristics (24-MHz Operation)

- 1. Based on characterization of 5 parts over temperature and voltage as mounted on evaluation board or in sockets
- 2. Based on other parameter values




Figure 2. 4-Wire SPI Mode-3 Bus Timing Diagram




Figure 3. 4-Wire SPI Mode-0 Bus Timing Diagram



#### 3.6 SPI TIMING CHARACTERIZATION – 3-WIRE SPI MODE

Typical Operating Circuit of section 4.2, VDD = 1.8V, VDDIO = 1.8V, T<sub>A</sub>=25°C, unless otherwise noted.

PARAMETERS	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
SPI TIMING						
f <sub>SPC</sub> , SCLK Clock Frequency	Default			24	MHz	1
t <sub>LOW</sub> , SCLK Low Period		24.5			ns	1
t <sub>HIGH</sub> , SCLK High Period		24.5			ns	1
t <sub>SU.CS</sub> , CS Setup Time		39			ns	1
t <sub>HD.CS</sub> , CS Hold Time		5			ns	1
t <sub>SU.SDIO</sub> , SDIO Input Setup Time		13			ns	1
t <sub>HD.SDIO</sub> , SDIO Input Hold Time		8			ns	1
t <sub>VD.SDIO</sub> , SDIO Output Valid Time	C <sub>load</sub> = 20 pF			18.5	ns	1
t <sub>HD.SDIO</sub> , SDIO Output Hold Time	C <sub>load</sub> = 20 pF	9.5			ns	1
t <sub>DIS.SDIO</sub> , SDIO Output Disable Time				28	ns	1

Table 7. 3-Wire SPI Timing Characteristics (24-MHz Operation)

- 1. Based on characterization of 5 parts over temperature and voltage as mounted on evaluation board or in sockets
- 2. Based on other parameter values




Figure 4. 3-Wire Mode-3 SPI Bus Timing Diagram




Figure 5. 3-Wire Mode-0 SPI Bus Timing Diagram



### 3.7 ABSOLUTE MAXIMUM RATINGS

Stress above those listed as "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to the absolute maximum ratings conditions for extended periods may affect device reliability.

PARAMETER	RATING
Supply Voltage, VDD	-0.5V to +4V
Supply Voltage, VDDIO	-0.5V to +4V
Input Voltage Level (FSYNC, SCL, SDA)	-0.5V to VDDIO + 0.5V
Acceleration (Any Axis, unpowered)	20,000g for 0.2 ms
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	-40°C to +125°C
Electrostatic Discharge (ESD) Protection	2 kV (HBM); 200V (MM)
Latch-up	JEDEC Class II (2),125°C ±100 mA

**Table 8. Absolute Maximum Ratings** 



### 4 APPLICATIONS INFORMATION

### 4.1 PIN OUT DIAGRAM AND SIGNAL DESCRIPTION

PIN NUMBER	PIN NAME	PIN DESCRIPTION
8	VDDIO	Digital I/O supply voltage
9	ADO / SDO	AD0: I <sup>2</sup> C Slave Address LSB
	-,	SDO: SPI serial data output (4-wire mode)
11	RESV	RESV: Connect to GND
12	INT1 / INT	INT1: Interrupt 1
12	11(11)	INT: Interrupt if all interrupts mapped to pin 12
13	VDD	Power supply voltage
18	GND	Power supply ground
19	INT2 / FSYNC	INT2: Interrupt 2 FSYNC: Frame sync input; Connect to GND if FSYNC selected but FSYNC signal not input
20	RESV	Reserved, connect to GND
22	nCS	Chip select (SPI mode only)
23	SCI /SCIN	SCL: I <sup>2</sup> C serial clock
23	SCL / SCLK	SCLK: SPI serial clock
		SDA: I <sup>2</sup> C serial data
24	SDA / SDI / SDIO	SDI: SPI serial data input (4-wire mode)
		SDIO: SPI serial data I/O (3-wire mode)
1 – 7, 10, 14 – 17, 21	NC	No Connect pins. Do not connect.

**Table 9. Signal Descriptions** 




Figure 6. Pin Out Diagram for ICM-40609-D 3x3.0x0.91 mm LGA



### 4.2 TYPICAL OPERATING CIRCUIT




Figure 7. ICM-40609-D Application Schematic (I<sup>2</sup>C Interface to Host)

Note:  $I^2C$  lines are open drain and pull-up resistors (e.g. 10 k $\Omega$ ) are required.




Figure 8. ICM-40609-D Application Schematic (SPI Interface to Host)



### 4.3 BILL OF MATERIALS FOR EXTERNAL COMPONENTS

COMPONENT	LABEL	SPECIFICATION	QUANTITY
VDD Bunges Canacitors	C1	X7R, 0.1μF ±10%	1
VDD Bypass Capacitors	C2	X7R, 2.2μF ±10%	1
VDDIO Bypass Capacitor	С3	X7R, 10nF ±10%	1

**Table 10. Bill of Materials** 



#### 4.4 SYSTEM BLOCK DIAGRAM




Figure 9. ICM-40609-D System Block Diagram

Note: The block diagram in Figure 9 is an example. Please refer to the pin-out (section 4.1) for other configuration options.

#### 4.5 OVERVIEW

The ICM-40609-D is comprised of the following key blocks and functions:

- Three-axis MEMS rate gyroscope sensor with 16-bit ADCs and signal conditioning
- Three-axis MEMS accelerometer sensor with 16-bit ADCs and signal conditioning
- I<sup>2</sup>C and SPI serial communications interfaces to Host
- Self-Test
- Clocking
- Sensor Data Registers
- FIFO
- Interrupts
- Digital-Output Temperature Sensor
- Bias and LDOs
- Charge Pump
- Standard Power Modes

### 4.6 THREE-AXIS MEMS GYROSCOPE WITH 16-BIT ADCS AND SIGNAL CONDITIONING

The ICM-40609-D includes a vibratory MEMS rate gyroscope, which detects rotation about the X-, Y-, and Z- Axes. When the gyroscope is rotated about any of the sense axes, the Coriolis Effect causes a vibration that is detected by a capacitive pickoff. The resulting signal is amplified, demodulated, and filtered to produce a voltage that is proportional to the angular rate. This voltage is digitized using on-chip Analog-to-Digital Converters (ADCs) to sample each axis. The full-scale range of the gyro sensors may be digitally programmed to  $\pm 15.625$ ,  $\pm 31.25$ ,  $\pm 62.5$ ,  $\pm 125$ ,  $\pm 250$ ,  $\pm 500$ ,  $\pm 1000$ , and  $\pm 2000$  degrees per second (dps).

### 4.7 THREE-AXIS MEMS ACCELEROMETER WITH 16-BIT ADCS AND SIGNAL CONDITIONING

The ICM-40609-D includes a 3-Axis MEMS accelerometer. Acceleration along a particular axis induces displacement of a proof mass in the MEMS structure, and capacitive sensors detect the displacement. The ICM-40609-D architecture reduces the accelerometers' susceptibility to fabrication variations as well as to thermal drift. When the device is placed on a flat surface, it will measure 0g on the X- and Y-axes and +1g on the Z-axis. The accelerometers' scale factor is calibrated at the factory and is nominally independent of supply voltage. The full-scale range of the digital output can be adjusted to  $\pm 4g$ ,  $\pm 8g$ ,  $\pm 16g$  and  $\pm 32g$ .

#### 4.8 I<sup>2</sup>C AND SPI HOST INTERFACE

The ICM-40609-D communicates to the application processor using an  $I^2$ C, or SPI serial interface. The ICM-40609-D always acts as a slave when communicating to the application processor.

### 4.9 SELF-TEST

Self-test allows for the testing of the mechanical and electrical portions of the sensors. The self-test for each measurement axis can be activated by means of the gyroscope and accelerometer self-test registers.



When the self-test is activated, the electronics cause the sensors to be actuated and produce an output signal. The output signal is used to observe the self-test response.

The self-test response is defined as follows:

SELF-TEST RESPONSE = SENSOR OUTPUT WITH SELF-TEST ENABLED — SENSOR OUTPUT WITH SELF-TEST DISABLED

When the value of the self-test response is within the specified min/max limits of the product specification, the part has passed self-test. When the self-test response exceeds the min/max values, the part is deemed to have failed self-test.

#### 4.10 CLOCKING

The ICM-40609-D has a flexible clocking scheme, allowing the following internal clock sources to be used for the internal synchronous circuitry. This synchronous circuitry includes the signal conditioning and ADCs, and various control circuits and registers.

- a) An internal relaxation oscillator
- b) Auto-select between internal relaxation oscillator and gyroscope MEMS oscillator to use the best available source

The only setting supporting specified performance in all modes is option b). It is recommended that option b) be used when using internal clock source.

#### 4.11 SENSOR DATA REGISTERS

The sensor data registers contain the latest gyroscope, accelerometer, and temperature measurement data. They are read-only registers and are accessed via the serial interface. Data from these registers may be read anytime.

#### 4.12 INTERRUPTS

Interrupt functionality is configured via the Interrupt Configuration register. Items that are configurable include the interrupt pins configuration, the interrupt latching and clearing method, and triggers for the interrupt. Items that can trigger an interrupt are (1) Clock generator locked to new reference oscillator (used when switching clock sources); (2) new data is available to be read (from the FIFO and Data registers); (3) accelerometer event interrupts; (4) FIFO watermark; (5) FIFO overflow. The interrupt status can be read from the Interrupt Status register.

#### 4.13 DIGITAL-OUTPUT TEMPERATURE SENSOR

An on-chip temperature sensor and ADC are used to measure the ICM-40609-D die temperature. The readings from the ADC can be read from the FIFO or the Sensor Data registers.

Temperature data value from the sensor data registers can be converted to degrees centigrade by using the following formula:

Temperature in Degrees Centigrade = (TEMP\_DATA / 132.48) + 25

Temperature data stored in FIFO is an 8-bit quantity, FIFO\_TEMP\_DATA. It can be converted to degrees centigrade by using the following formula:

Temperature in Degrees Centigrade = (FIFO\_TEMP\_DATA / 2.07) + 25

#### 4.14 BIAS AND LDOS

The bias and LDO section generates the internal supply and the reference voltages and currents required by the ICM-40609-D.

#### **4.15 CHARGE PUMP**

An on-chip charge pump generates the high voltage required for the MEMS oscillator.



### **4.16 STANDARD POWER MODES**

Table 11 lists the user-accessible power modes for ICM-40609-D.

MODE	NAME	GYRO	ACCEL
1	Sleep Mode	Off	Off
2	Standby Mode	Drive On	Off
3	Accelerometer Low-Power Mode	Off	Duty-Cycled
4	Accelerometer Low-Noise Mode	Off	On
5	Gyroscope Low-Noise Mode	On	Off
6	6-Axis Low-Noise Mode	On	On

Table 11. Standard Power Modes for ICM-40609-D



### 5 SIGNAL PATH

Figure 10 shows a block diagram of the signal path for ICM-40609-D.




Figure 10. ICM-40609-D Signal Path

The signal path starts with independent 16-bit ADCs for each axis of gyroscope and accelerometer. The ADC output goes through a Decimation Filter that has fixed bandwidth of 32 kHz for ICM-40609-D. Other components of the signal path are described below in further detail.

#### 5.1 NOTCH FILTER

The Notch Filter is supported only for the gyroscope signal path. The following steps can be used to program the notch filter. Note that the notch filter is specific to each axis in the gyroscope, so the X, Y, and Z axis can be programmed independently.

#### 5.1.1 Frequency of Notch Filter (each axis)

To operate the Notch filter, two parameters NF\_COSWZ, and NF\_COSWZ\_SEL must be programmed for each gyroscope axis.

Parameters NF\_COSWZ are defined for each axis of the gyroscope as GYRO\_X\_NF\_COSWZ (register bank 1, register 0x0Fh & register 0x12h), GYRO\_Y\_NF\_COSWZ (register bank 1, register 0x10h & register 0x12h), GYRO\_Z\_NF\_COSWZ (register bank 1, register 0x11h & register 0x12h). Note that the parameters have 9-bit values across two different registers.

Parameters NF\_COSWZ\_SEL are defined for each axis of the gyroscope as GYRO\_X\_NF\_COSWZ\_SEL (register bank 1, register 0x12h, bit 3), GYRO\_Y\_NF\_COSWZ\_SEL (register bank 1, register 0x12h, bit 4), GYRO\_Z\_NF\_COSWZ\_SEL (register bank 1, register 0x12h, bit 5).

Each value must be calculated using the steps described below and programmed into the corresponding register locations mentioned above.

fdesired is the desired frequency of the Notch Filter in kHz. The lower bound for fdesired is 1 kHz, and the upper bound is 3 kHz. Operating the notch filter outside this range is not supported.

```
Step1: COSWZ = cos(2*pi*fdesired/32)
Step2:
    If abs(COSWZ)≤0.875
        NF_COSWZ = round[COSWZ*256]
        NF_COSWZ_SEL = 0
    else
        NF_COSWZ_SEL = 1
        if COSWZ > 0.875
            NF_COSWZ = round [8*(1-COSWZ)*256]
        else if COSWZ < -0.875
            NF_COSWZ = round [-8*(1+COSWZ)*256]
        end
    End</pre>
```



#### 5.1.2 Bandwidth of Notch Filter (common to all axes)

The notch filter allows the user to control the width of the notch from eight possible values using a 3-bit parameter GYRO\_NF\_BW\_SEL in register bank 1, register 0x13h, bits 6:4. This parameter is common to all three axes.

GYRO_NF_BW_SEL	Notch Filter Bandwidth (Hz)	
0	1449	
1	680	
2	329	
3	162	
4	80	
5	40	
6	20	
7	10	

The notch filter can be selected or bypassed by using the parameter GYRO\_NF\_DIS in register bank 1, register 0x0Bh, bit 0 as shown below.

GYRO_NF_DIS	Function
0	Enable notch filter
1	Disable notch filter

#### **5.2 ANTI-ALIAS FILTER**

Anti-alias filters for gyroscope and accelerometer can be independently programmed to have bandwidths ranging from 10 Hz to 995 Hz. To program the anti-alias filter for a required bandwidth, use the table below to map the bandwidth to register values as shown:

- a. Register bank 2, register 0x03h, bits 6:1, ACCEL\_AAF\_DELT: Code from 1 to 63 that allows programming the bandwidth for accelerometer anti-alias filter
- b. Register bank 2, register 0x04h, bits 7:0 and Bank 2, register 0x05h, bits 3:0, ACCEL AAF DELTSQR: Square of the delt value for accelerometer
- c. Register bank 2, register 0x05h, bits 7:4, ACCEL\_AAF\_BITSHIFT: Bitshift value for accelerometer used in hardware implementation
- d. Register bank 1, register 0x0Ch, bits 5:0, GYRO\_AAF\_DELT: Code from 1 to 63 that allows programming the bandwidth for gyroscope anti-alias filter
- e. Register bank 1, register 0x0Dh, bits 7:0 and Bank 1, register 0x0Eh, bits 3:0, GYRO\_AAF\_DELTSQR: Square of the delt value for gyroscope
- f. Register bank 1, register 0x0Eh, bits 7:4, GYRO\_AAF\_BITSHIFT: Bitshift value for gyroscope used in hardware implementation



	ACCEL_AAF_DELT;	ACCEL_AAF_DELTSQR;	ACCEL_AAF_BITSHIFT;
3dB Bandwidth (Hz)	GYRO_AAF_DELT	GYRO_AAF_DELTSQR	GYRO_AAF_BITSHIFT
42	1	1	15
84	2	4	13
126	3	9	12
170	4	16	11
213	5	25	10
258	6	36	10
303	7	49	9
348	8	64	9
394	9	81	9
441	10	100	8
488	11	122	8
536	12	144	8
585	13	170	8
634	14	196	7
684	15	224	7
734	16	256	7
785	17	288	7
837	18	324	7
890	19	360	6
943	20	400	6
997	21	440	6
1051	22	488	6
1107	23	528	6
1163	24	576	6
1220	25	624	6
1277	26	680	6
1336	27	736	5
1395	28	784	5
1454	29	848	5
1515	30	896	5
1577	31	960	5
1639	32	1024	5
1702	33	1088	5
1766	34	1152	5
1830	35	1232	5
1896	36	1296	5
1962	37	1376	4
2029	38	1440	4
2097	39	1536	4
2166	40	1600	4



41	1696	4
42	1760	4
43	1856	4
44	1952	4
45	2016	4
46	2112	4
47	2208	4
48	2304	4
49	2400	4
50	2496	4
51	2592	4
52	2720	4
53	2816	3
54	2944	3
55	3008	3
56	3136	3
57	3264	3
58	3392	3
59	3456	3
60	3584	3
61	3712	3
62	3840	3
63	3968	3
	42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62	42       1760         43       1856         44       1952         45       2016         46       2112         47       2208         48       2304         49       2400         50       2496         51       2592         52       2720         53       2816         54       2944         55       3008         56       3136         57       3264         58       3392         59       3456         60       3584         61       3712         62       3840

The anti-alias filter can be selected or bypassed for the gyroscope by using the parameter GYRO\_AAF\_DIS in register bank 1, register 0x0Bh, bit 1 as shown below.

GYRO_AAF_DIS	Function
0	Enable gyroscope anti-aliasing filter
1	Disable gyroscope anti-aliasing filter

The anti-alias filter can be selected or bypassed for the accelerometer by using the parameter ACCEL\_AAF\_DIS in register bank 2, register 0x03h, bit 0 as shown below.

ACCEL_AAF_DIS	Function
0	Enable accelerometer anti-aliasing filter
1	Disable accelerometer anti-aliasing filter

### 5.3 USER PROGRAMMABLE OFFSET

Gyroscope and accelerometer offsets can be programmed by the user by using registers OFFSET\_USER0, through OFFSET\_USER8, in bank 0, registers 0x77h through 0x7Fh (bank 4) as shown below.



REGISTER ADDRESS	REGISTER NAME	BITS	FUNCTION
0x77h	OFFSET_USER0	7:0	Lower bits of X-gyro offset programmed by user.
	_		Max value is ±64 dps, resolution is 1/32 dps.
		3:0	Upper bits of X-gyro offset programmed by user.
0x78h	OFFSET_USER1		Max value is ±64 dps, resolution is 1/32 dps.
		7:4	Upper bits of Y-gyro offset programmed by user.
		7.1	Max value is ±64 dps, resolution is 1/32 dps.
0x79h	OFFSET USER2	7:0	Lower bits of Y-gyro offset programmed by user.
0.7511	0113E1_03ER2	7.0	Max value is ±64 dps, resolution is 1/32 dps.
0x7Ah	OFFSET USER3	7:0	Lower bits of Z-gyro offset programmed by user.
0X/AII	0113E1_03EK3	7.0	Max value is ±64 dps, resolution is 1/32 dps.
		3:0	Upper bits of Z-gyro offset programmed by user.
0x7Bh	OFFSET_USER4	3.0	Max value is ±64 dps, resolution is 1/32 dps.
0.7611	OFF3L1_U3LK4	7:4	Upper bits of X-accel offset programmed by user.
		7.4	Max value is ±1 g, resolution is 0.5 g.
0x7Ch	OFFSET LISEDE	7:0	Lower bits of X-accel offset programmed by user.
0x/Cli	OFFSET_USER5	7:0	Max value is ±1 g, resolution is 0.5 g.
0x7Dh	OFFSET LISEDS	7:0	Lower bits of Y-accel offset programmed by user.
0x7DH	OFFSET_USER6	7:0	Max value is ±1 g, resolution is 0.5 g.
		2.0	Upper bits of Y-accel offset programmed by user.
0755	OFFCET LICED?	3:0	Max value is ±1 g, resolution is 0.5 g.
0x7Eh	OFFSET_USER7	7.4	Upper bits of Z-accel offset programmed by user.
		7:4	Max value is ±1 g, resolution is 0.5 g.
0755	OFFCET LICEDO	7.0	Lower bits of Z-accel offset programmed by user.
0x7Fh	OFFSET_USER8	7:0	Max value is ±1 g, resolution is 0.5 g.

### **5.4 UI FILTER BLOCK**

The UI filter block can be programmed to select filter order and bandwidth independently for gyroscope and accelerometer.

Gyroscope filter order can be selected by programming the parameter GYRO\_UI\_FILT\_ORD in register bank 0, register 0x51h, bits 3:2, as shown below.

GYRO_UI_FILT_ORD	Filter Order
00	1 <sup>st</sup> order
01	2 <sup>nd</sup> order
10	3 <sup>rd</sup> order
11	Reserved

Accelerometer filter order can be selected by programming the parameter ACCEL\_UI\_FILT\_ORD in register bank 0, register 0x53h, bits 4:3, as shown below.

ACCEL_UI_FILT_ORD	Filter Order
00	1 <sup>st</sup> order
01	2 <sup>nd</sup> order
10	3 <sup>rd</sup> order
11	Reserved



Gyroscope and accelerometer filter 3dB bandwidth can be selected by programming the parameter GYRO\_UI\_FILT\_BW in register bank 0, register 0x52h, bits 3:0, and the parameter ACCEL\_UI\_FILT\_BW in register bank 0, register 0x52h, bits 7:4, as shown below. The values shown in bold correspond to low noise and the values shown in italics correspond to low latency. User can select the appropriate setting based on the application requirements for power and latency. Corresponding Noise Bandwidth (NBW) and Group Delay values are also shown.

### 5.4.1 1st Order Filter 3dB Bandwidth, Noise Bandwidth (NBW), Group Delay

		3dB Ban	3dB Bandwidth (Hz) for GYRO/ACCEL_UI_FILT_ORD=0 (1st order filter)											
					GYRO,	/ACCEL_	UI_FILT	_BW						
GYRO/ACCEL_ODR	ODR(Hz)	0	1	2	3	4	5	6	7	14	15			
1	32000					840	0.0							
2	16000		4194.1											
3	8000					209	6.3							
4	4000					104	8.1							
5	2000					524	1.0							
6	1000	498.3	227.2	188.9	111.0	92.4	59.6	48.8	23.9	262.0	2096.3			
15	500	249.1	113.6	94.4	55.5	46.2	29.8	24.4	11.9	131.0	1048.1			
7	200	99.6	90.9	75.5	44.4	37.0	23.8	19.5	9.6	104.8	419.2			
8	100	49.8	90.9	75.5	44.4	37.0	23.8	19.5	9.6	104.8	209.6			
9	50	24.9	90.9	75.5	44.4	37.0	23.8	19.5	9.6	104.8	104.8			
10	25	12.5	90.9	75.5	44.4	37.0	23.8	19.5	9.6	104.8	52.4			
11	12.5	12.5	90.9	75.5	44.4	37.0	23.8	19.5	9.6	104.8	52.4			

		NBW Bandwidth (Hz) for GYRO/ACCEL_UI_FILT_ORD=0 (1st order filter)												
					GYRC	/ACCEL_	UI_FILT	_BW						
GYRO/ACCEL_ODR	ODR(Hz)	0	1	2	3	4	5	6	7	14	15			
1	32000					8831	1.7							
2	16000		4410.6											
3	8000					2204	1.6							
4	4000					1102	2.2							
5	2000					551	.1							
6	1000	551.1	230.8	196.3	126.5	108.9	75.8	64.1	34.1	275.6	2204.6			
15	500	280.5	115.4	98.2	63.3	54.5	37.9	32.1	17.1	137.8	1102.2			
7	200	112.2	92.4	78.5	50.6	43.6	30.3	25.7	13.7	110.3	440.9			
8	100	56.1	92.4	78.5	50.6	43.6	30.3	25.7	13.7	110.3	220.5			
9	50	28.1	92.4	78.5	50.6	43.6	30.3	25.7	13.7	110.3	110.3			
10	25	14.1	92.4	78.5	50.6	43.6	30.3	25.7	13.7	110.3	55.2			
11	12.5	14.1	92.4	78.5	50.6	43.6	30.3	25.7	13.7	110.3	55.2			

	Group	Group Delay @DC (ms) for GYRO/ACCEL_UI_FILT_ORD=0 (1st order filter)												
			GYRO/ACCEL_UI_FILT_BW											
GYRO/ACCEL_ODR	ODR(Hz)	0	1	2	3	4	5	6	7	14	15			
1	32000			•		•	0.1		•	•				



2	16000						0.1					
3	8000						0.2					
4	4000	0.4										
5	2000	0.8										
6	1000	0.6	1.8	2.0	2.8	3.1	4.1	4.7	8.1	1.5	0.2	
15	500	1.1	3.6	4.0	5.5	6.1	8.1	9.3	16.2	3.0	0.4	
7	200	2.7	4.4	5.0	6.8	7.6	10.2	11.7	20.3	3.8	1.0	
8	100	5.3	4.4	5.0	6.8	7.6	10.2	11.7	20.3	3.8	1.9	
9	50	10.5	4.4	5.0	6.8	7.6	10.2	11.7	20.3	3.8	3.8	
10	25	21.0	4.4	5.0	6.8	7.6	10.2	11.7	20.3	3.8	7.5	
11	12.5	21.0	4.4	5.0	6.8	7.6	10.2	11.7	20.3	3.8	7.5	

### 5.4.2 2<sup>nd</sup> Order Filter 3dB Bandwidth, Noise Bandwidth (NBW), Group Delay

		3dB Ban	3dB Bandwidth (Hz) for GYRO/ACCEL_UI_FILT_ORD=1 (2nd order filter)												
					GYRO	/ACCEL_	UI_FILT	_BW							
GYRO/ACCEL_ODR	ODR(Hz)	0	1	2	3	4	5	6	7	14	15				
1	32000					8400	0.0								
2	16000		4194.1												
3	8000					2096	5.3								
4	4000					1048	3.1								
5	2000					524	.0								
6	1000	493.3	230.7	191.6	117.5	97.1	59.6	48.0	21.3	262.0	2096.3				
15	500	246.7	115.3	95.8	58.8	48.5	29.8	24.0	10.6	131.0	1048.1				
7	200	98.7	92.3	76.6	47.0	38.8	23.8	19.2	8.5	104.8	419.2				
8	100	49.3	92.3	76.6	47.0	38.8	23.8	19.2	8.5	104.8	209.6				
9	50	24.7	92.3	76.6	47.0	38.8	23.8	19.2	8.5	104.8	104.8				
10	25	12.3	92.3	76.6	47.0	38.8	23.8	19.2	8.5	104.8	52.4				
11	12.5	12.3	92.3	76.6	47.0	38.8	23.8	19.2	8.5	104.8	52.4				



		NBW Bandwidth (Hz) for GYRO/ACCEL_UI_FILT_ORD=1 (2nd order filter)											
					GYRO	/ACCEL_	UI_FILT	_BW					
GYRO/ACCEL_ODR	ODR(Hz)	0	1	2	3	4	5	6	7	14	15		
1	32000					8831	1.7						
2	16000		4410.6										
3	8000					2204	1.6						
4	4000					1102	2.2						
5	2000					551	.1						
6	1000	551.1	223.7	189.9	122.7	102.8	64.7	52.5	23.7	275.6	2204.6		
15	500	259.6	111.9	95.0	61.4	51.4	32.4	26.3	11.9	137.8	1102.2		
7	200	103.9	89.5	76.0	49.1	41.2	25.9	21.0	9.5	110.3	440.9		
8	100	52.0	89.5	76.0	49.1	41.2	25.9	21.0	9.5	110.3	220.5		
9	50	26.0	89.5	76.0	49.1	41.2	25.9	21.0	9.5	110.3	110.3		
10	25	13.0	89.5	76.0	49.1	41.2	25.9	21.0	9.5	110.3	55.2		
11	12.5	13.0	89.5	76.0	49.1	41.2	25.9	21.0	9.5	110.3	55.2		

	Group	Delay @I	DC (ms	) for GY	RO/AC	CEL_UI	_FILT_OR	D=1 (2nd	order filte	er)			
					GYF	RO/ACC	EL_UI_FIL	T_BW					
GYRO/ACCEL_ODR	ODR(Hz)	0	1	2	3	4	5	6	7	14	15		
1	32000						0.1						
2	16000		0.1										
3	8000		0.2										
4	4000		0.4										
5	2000						0.8						
6	1000	0.7	2.1	2.4	3.2	3.7	5.2	6.1	12.0	1.5	0.2		
15	500	1.3	4.1	4.7	6.4	7.3	10.4	12.2	24.0	3.0	0.4		
7	200	3.3	5.1	5.8	8.0	9.1	12.9	15.3	30.0	3.8	1.0		
8	100	6.5	5.1	5.8	8.0	9.1	12.9	15.3	30.0	3.8	1.9		
9	50	12.9	5.1	5.8	8.0	9.1	12.9	15.3	30.0	3.8	3.8		
10	25	25.7	5.1	5.8	8.0	9.1	12.9	15.3	30.0	3.8	7.5		
11	12.5	25.7	5.1	5.8	8.0	9.1	12.9	15.3	30.0	3.8	7.5		



### 5.4.3 3<sup>rd</sup> Order Filter 3dB Bandwidth, Noise Bandwidth (NBW), Group Delay

		3dB Ban	3dB Bandwidth (Hz) for GYRO/ACCEL_UI_FILT_ORD=2 (3rd order filter)											
					GYRO,	ACCEL_	UI_FILT	_BW						
GYRO/ACCEL_ODR	ODR(Hz)	0	1	2	3	4	5	6	7	14	15			
1	32000					840	0.0							
2	16000		4194.1											
3	8000					209	6.3							
4	4000					104	8.1							
5	2000					524	1.0							
6	1000	492.9	234.7	195.8	118.9	97.9	60.8	46.8	25.2	262.0	2096.3			
15	500	246.4	117.4	97.9	59.5	48.9	30.4	23.4	12.6	131.0	1048.1			
7	200	98.6	93.9	78.3	47.6	39.2	24.3	18.7	10.1	104.8	419.2			
8	100	49.3	93.9	78.3	47.6	39.2	24.3	18.7	10.1	104.8	209.6			
9	50	24.6	93.9	78.3	47.6	39.2	24.3	18.7	10.1	104.8	104.8			
10	25	12.3	93.9	78.3	47.6	39.2	24.3	18.7	10.1	104.8	52.4			
11	12.5	12.3	93.9	78.3	47.6	39.2	24.3	18.7	10.1	104.8	52.4			

		NBW Ba	NBW Bandwidth (Hz) for GYRO/ACCEL_UI_FILT_ORD=0 (1st order filter)											
					GYRO	/ACCEL_	UI_FILT	_BW						
GYRO/ACCEL_ODR	ODR(Hz)	0	1	2	3	4	5	6	7	14	15			
1	32000					8831	1.7							
2	16000		4410.6											
3	8000					2204	1.6							
4	4000					1102	2.2							
5	2000					551	.1							
6	1000	551.1	221.3	188.5	120.1	100.0	62.9	48.6	26.4	275.6	2204.6			
15	500	252.0	110.7	94.3	60.1	50.0	31.5	24.3	13.2	137.8	1102.2			
7	200	100.8	88.6	75.4	48.1	40.0	25.2	19.5	10.6	110.3	440.9			
8	100	50.4	88.6	75.4	48.1	40.0	25.2	19.5	10.6	110.3	220.5			
9	50	25.2	88.6	75.4	48.1	40.0	25.2	19.5	10.6	110.3	110.3			
10	25	12.6	88.6	75.4	48.1	40.0	25.2	19.5	10.6	110.3	55.2			
11	12.5	12.6	88.6	75.4	48.1	40.0	25.2	19.5	10.6	110.3	55.2			



	Group Delay @DC (ms) for GYRO/ACCEL_UI_FILT_ORD=2 (3rd order filter)										
		GYRO/ACCEL_UI_FILT_BW									
GYRO/ACCEL_ODR	ODR(Hz)	0	1	2	3	4	5	6	7	14	15
1	32000	0.1									
2	16000	0.1									
3	8000	0.2									
4	4000	0.4									
5	2000	0.8									
6	1000	0.8	2.3	2.7	4.0	4.6	6.6	8.2	14.1	1.5	0.2
15	500	1.6	4.6	5.4	7.9	9.2	13.2	16.3	28.1	3.0	0.4
7	200	4.0	5.8	6.8	9.8	11.4	16.5	20.4	35.2	3.8	1.0
8	100	8.0	5.8	6.8	9.8	11.4	16.5	20.4	35.2	3.8	1.9
9	50	15.9	5.8	6.8	9.8	11.4	16.5	20.4	35.2	3.8	3.8
10	25	31.8	5.8	6.8	9.8	11.4	16.5	20.4	35.2	3.8	7.5
11	12.5	31.8	5.8	6.8	9.8	11.4	16.5	20.4	35.2	3.8	7.5

### 5.5 ODR AND FSR SELECTION

Gyroscope ODR can be selected by programming the parameter GYRO\_ODR in register bank 0, register 0x4Fh, bits 3:0 as shown below.

GYRO_ODR	Gyroscope ODR Value
0000	Reserved
0001	32 kHz
0010	16 kHz
0011	8 kHz
0100	4 kHz
0101	2 kHz
0110	1 kHz (default)
0111	200 Hz
1000	100 Hz
1001	50 Hz
1010	25 Hz
1011	12.5 Hz
1100	Reserved
1101	Reserved
1110	Reserved
1111	500 Hz



Gyroscope FSR can be selected by programming the parameter GYRO\_FS\_SEL in register bank 0, register 0x4Fh, bits 7:5 as shown below.

GYRO_FS_SEL	Gyroscope FSR Value
000	±2000 dps
001	±1000 dps
010	±500 dps
011	±250 dps
100	±125 dps
101	±62.5 dps
110	±31.25 dps
111	±15.625 dps

Accelerometer ODR can be selected by programming the parameter ACCEL\_ODR in register bank 0, register 0x50h, bits 3:0 as shown below.

ACCEL_ODR	Accelerometer ODR Value
0000	Reserved
0001	32 kHz
0010	16 kHz
0011	8 kHz
0100	4 kHz
0101	2 kHz
0110	1 kHz (default)
0111	200 Hz
1000	100 Hz
1001	50 Hz
1010	25 Hz
1011	12.5 Hz
1100	6.25 Hz
1101	3.125 Hz
1110	1.5625 Hz
1111	500 Hz



Accelerometer FSR can be selected by programming the parameter ACCEL\_FS\_SEL in register bank 0, register 0x50h, bits 7:5 as shown below.

ACCEL_FS_SEL	Accelerometer FSR Value
000	±32g
001	±16g
010	±8g
011	±4g
100	Reserved
101	Reserved
110	Reserved
111	Reserved




### 6 FIFO

The ICM-40609-D contains a 2 KB FIFO register that is accessible via the serial interface. The FIFO configuration register determines which data is written into the FIFO. Possible choices include gyroscope data, accelerometer data, temperature readings, and FSYNC input. A FIFO counter keeps track of how many bytes of valid data are contained in the FIFO.

### **6.1 PACKET STRUCTURE**

The following figure shows the FIFO packet structures supported in ICM-40609-D.



Packet 3

Figure 11. FIFO Packet Structure

The rest of this sub-section describes how individual data is packaged in the different FIFO packet structures.

Packet 1: Individual data is packaged in Packet 1 as shown below.

Byte	Content
0x00	FIFO Header
0x01	Accel X [15:8]
0x02	Accel X [7:0]
0x03	Accel Y [15:8]
0x04	Accel Y [7:0]
0x05	Accel Z [15:8]
0x06	Accel Z [7:0]
0x07	Temperature[7:0]



Packet 2: Individual data is packaged in Packet 2 as shown below.

Byte	Content				
0x00	FIFO Header				
0x01	Gyro X [15:8]				
0x02	Gyro X [7:0]				
0x03	Gyro Y [15:8]				
0x04	Gyro Y [7:0]				
0x05	Gyro Z [15:8]				
0x06	Gyro Z [7:0]				
0x07	Temperature[7:0]				

Packet 3: Individual data is packaged in Packet 3 as shown below.

Byte	Content
0x00	FIFO Header
0x01	Accel X [15:8]
0x02	Accel X [7:0]
0x03	Accel Y [15:8]
0x04	Accel Y [7:0]
0x05	Accel Z [15:8]
0x06	Accel Z [7:0]
0x07	Gyro X [15:8]
0x08	Gyro X [7:0]
0x09	Gyro Y [15:8]
0x0A	Gyro Y [7:0]
0x0B	Gyro Z [15:8]
0x0C	Gyro Z [7:0]
0x0D	Temperature[7:0]
0x0E	TimeStamp[15:8]
0x0F	TimeStamp[7:0]

#### 6.2 FIFO HEADER

The following table shows the structure of the 1-byte FIFO header.

BIT FIELD	ITEM	DESCRIPTION
7	HEADED MCC	1: FIFO is empty
/	HEADER_MSG	0: Packet contains sensor data
		1: Packet is sized so that accel data have location in the packet, FIFO_ACCEL_EN
6	HEADER_ACCEL	must be 1
		0: Packet does not contain accel sample
		1: Packet is sized so that gyro data have location in the packet, FIFO_GYRO_EN must
5	HEADER_GYRO	be 1
		0: Packet does not contain gyro sample
		00: Packet does not contain timestamp or FSYNC time data
		01: Reserved
3:2	HEADER_TIMESTAMP_FSYNC	10: Packet contains ODR Timestamp
		11: Packet contains FSYNC time, and this packet is flagged as first ODR after FSYNC
		(only if FIFO_TMST_FSYNC_EN is 1)
1	HEADER ODR ACCEL	1: The ODR for accel is different for this accel data packet compared to the previous
1	ILADEN_ODK_ACCEL	accel packet



		0: The ODR for accel is the same as the previous packet with accel
0	HEADER_ODR_GYRO	1: The ODR for gyro is different for this gyro data packet compared to the previous gyro packet
		0: The ODR for gyro is the same as the previous packet with gyro

Note at least HEADER\_ACCEL or HEADER\_GYRO must be set for a sensor data packet to be set.

#### 6.3 MAXIMUM FIFO STORAGE

The maximum number of packets that can be stored in FIFO is a variable quantity depending on the use case. As shown in the figure below, the physical FIFO size is 2048 bytes. A number of bytes equal to the packet size selected (see section 6.1) is reserved to prevent reading a packet during write operation. Additionally, a read cache 2 packets wide is available.

When there is no serial interface operation, the read cache is not available for storing packets, being fed by the serial interface clock.

When serial interface operation happens, depending on the operation length and the packet size chosen, either 1 or 2 of the packet entries in read cache may become available for storing packets. In that case the total storage available is up to the maximum number of packets that can be accommodated in 2048 bytes + 1 packet size, depending on the packet size used.

Due to the non-deterministic nature of system operation, driver memory allocation should always be the largest size of 2080 bytes.




Figure 12. Maximum FIFO Storage

#### 6.4 FIFO CONFIGURATION REGISTERS

The following control bits in bank 0, register 0x5Fh determine what data is placed into the FIFO. The values of these bits may change while the FIFO is being filled without corruption of the FIFO.

BIT	NAME	FUNCTION
3	FIFO_TMST_FSYNC_EN	0: FIFO will only contain ODR timestamp information 1: FIFO can also contain FSYNC time and FSYNC tag for one ODR after an FSYNC event
1	FIFO_GYRO_EN	O: Default setting; Gyroscope data not placed into FIFO     1: Enables gyroscope data packets of 6-bytes to be placed in FIFO
0	FIFO_ACCEL_EN	O: Default setting; Accelerometer data not placed into FIFO     1: Enables accelerometer data packets of 6-bytes to be placed in FIFO



Configuration register settings above impact FIFO header and FIFO packet size as follows:

FIFO_ACCEL_EN	FIFO_GYRO_EN	FIFO_TMST_ FSYNC_EN	Header	Packet size
1	1	0	8'b_0110_10xx	16 Bytes
1	1	1	8'b_0110_1xxx	16 Bytes
1	0	X	8'b_0100_00xx	8 Bytes
0	0 1		8'b_0010_00xx	8 Bytes
0	0	X	No FIFO writes	No FIFO writes



### 7 PROGRAMMABLE INTERRUPTS

The ICM-40609-D has a programmable interrupt system that can generate an interrupt signal on the INT pins. Status flags indicate the source of an interrupt. Interrupt sources may be enabled and disabled individually. There are two interrupt outputs. Any interrupt may be mapped to either interrupt pin as explained in the register section. The following configuration options are available for the interrupts

- INT1 and INT2 can be push-pull or open drain
- Level or pulse mode
- Active high or active low

#### 7.1 WAKE-ON MOTION INTERRUPT

The ICM-40609-D provides motion detection capability. A qualifying motion sample is one where the high passed sample from any axis has an absolute value exceeding a user-programmable threshold. The following steps explain how to configure the Wake-on-Motion Interrupt.

- Wake on Motion configuration parameters
  - 1. WOM\_X\_TH (Register 0x4Ah in Bank 4)
  - 2. WOM\_Y\_TH (Register 0x4Bh in Bank 4)
  - 3. WOM\_Z\_TH (Register 0x4Ch in Bank 4)
  - 4. WOM\_INT\_MODE (Register 0x57h in Bank 0)
  - 5. WOM\_MODE (Register 0x57h in Bank 0)
  - 6. WOM\_MODE1 (Register 0x57h in Bank 0)
- Initialize Sensor in a typical configuration
  - Set accelerometer ODR (Register 0x50h in Bank 0)
     ACCEL ODR = 9 for 50 Hz
  - Set Accel to Low Power mode (Register 0x4Eh in Bank 0)
     ACCEL\_MODE = 2 and (Register 0x4Dh in Bank 0), ACCEL\_LP\_CLK\_SEL = 0, for low power mode
  - 3. Wait 1 millisecond
- Initialize Wake on Motion hardware
  - 1. Set WOM\_X\_TH to 98 (Register 0x4Ah in Bank 4)
  - 2. Set WOM\_Y\_TH to 98 (Register 0x4Bh in Bank 4)
  - 3. Set WOM\_Z\_TH to 98 (Register 0x4Ch in Bank 4)
  - 4. Wait 1 millisecond
  - 5. Set WOM INT MODE to 0 (Register 0x57h in Bank 0)
  - 6. Set WOM MODE to 1 (Register 0x57h in Bank 0)
  - 7. Set WOM MODE1 to 1 (Register 0x57h in Bank 0)
  - 8. Wait 1 millisecond
  - 9. Enable all 3 axes as WOM sources for INT1 by setting bits 2:0 in register INT\_SOURCE1 (Register 0x66h in Bank 0) to 1. Or if INT2 is selected for WOM, enable all 3 axes as WOM sources by setting bits 2:0 in register INT\_SOURCE4 (Register 0x69h in Bank 0) to 1.
  - 10. Wait 50 milliseconds
- Output registers
  - 1. Read interrupt register (Register 0x37h in Bank 0) for WOM X INT
  - 2. Read interrupt register (Register 0x37h in Bank 0) for WOM Y INT
  - 3. Read interrupt register (Register 0x37h in Bank 0) for WOM Z INT



#### 8 DIGITAL INTERFACE

#### 8.1 I<sup>2</sup>C AND SPI SERIAL INTERFACES

The internal registers and memory of the ICM-40609-D can be accessed using I<sup>2</sup>C at 1 MHz or SPI at 24 MHz. SPI operates in 3-wire or 4-wire mode. Pin assignments for serial interfaces are described in Section 4.1.

#### 8.2 I<sup>2</sup>C INTERFACE

 $I^2C$  is a two-wire interface comprised of the signals serial data (SDA) and serial clock (SCL). In general, the lines are open-drain and bi-directional. In a generalized  $I^2C$  interface implementation, attached devices can be a master or a slave. The master device puts the slave address on the bus, and the slave device with the matching address acknowledges the master.

The ICM-40609-D always operates as a slave device when communicating to the system processor, which thus acts as the master. SDA and SCL lines typically need pull-up resistors to VDDIO. The maximum bus speed is 1 MHz.

The slave address of the ICM-40609-D is b110100X, which is 7 bits long. The LSB bit of the 7-bit address is determined by the logic level on pin AP\_AD0. This allows two ICM-40609-Ds to be connected to the same I<sup>2</sup>C bus. When used in this configuration, the address of one of the devices should be b1101000 (pin AP\_AD0 is logic low) and the address of the other should be b1101001 (pin AP\_AD0 is logic high).

#### 8.3 I<sup>2</sup>C COMMUNICATIONS PROTOCOL

START (S) and STOP (P) Conditions

Communication on the I<sup>2</sup>C bus starts when the master puts the START condition (S) on the bus, which is defined as a HIGH-to-LOW transition of the SDA line while SCL line is HIGH (see figure below). The bus is considered to be busy until the master puts a STOP condition (P) on the bus, which is defined as a LOW to HIGH transition on the SDA line while SCL is HIGH (see figure below).

Additionally, the bus remains busy if a repeated START (Sr) is generated instead of a STOP condition.




Figure 13. START and STOP Conditions

#### Data Format / Acknowledge

I<sup>2</sup>C data bytes are defined to be 8-bits long. There is no restriction to the number of bytes transmitted per data transfer. Each byte transferred must be followed by an acknowledge (ACK) signal. The clock for the acknowledge signal is generated by the master, while the receiver generates the actual acknowledge signal by pulling down SDA and holding it low during the HIGH portion of the acknowledge clock pulse.

If a slave is busy and cannot transmit or receive another byte of data until some other task has been performed, it can hold SCL LOW, thus forcing the master into a wait state. Normal data transfer resumes when the slave is ready, and releases the clock line (refer to the following figure).




Figure 14. Acknowledge on the I<sup>2</sup>C Bus

#### **Communications**

After beginning communications with the START condition (S), the master sends a 7-bit slave address followed by an 8<sup>th</sup> bit, the read/write bit. The read/write bit indicates whether the master is receiving data from or is writing to the slave device. Then, the master releases the SDA line and waits for the acknowledge signal (ACK) from the slave device. Each byte transferred must be followed by an acknowledge bit. To acknowledge, the slave device pulls the SDA line LOW and keeps it LOW for the high period of the SCL line. Data transmission is always terminated by the master with a STOP condition (P), thus freeing the communications line. However, the master can generate a repeated START condition (Sr), and address another slave without first generating a STOP condition (P). A LOW to HIGH transition on the SDA line while SCL is HIGH defines the stop condition. All SDA changes should take place when SCL is low, with the exception of start and stop conditions.




Figure 15. Complete I<sup>2</sup>C Data Transfer

To write the internal ICM-40609-D registers, the master transmits the start condition (S), followed by the I<sup>2</sup>C address and the write bit (0). At the 9<sup>th</sup> clock cycle (when the clock is high), the ICM-40609-D acknowledges the transfer. Then the master puts the register address (RA) on the bus. After the ICM-40609-D acknowledges the reception of the register address, the master puts the register data onto the bus. This is followed by the ACK signal, and data transfer may be concluded by the stop condition (P). To write multiple bytes after the last ACK signal, the master can continue outputting data rather than transmitting a stop signal. In this case, the ICM-40609-D automatically increments the register address and loads the data to the appropriate register. The following figures show single and two-byte write sequences.

Single-Byte Write Sequence

Master	S	AD+W		RA		DATA		Р
Slave			ACK		ACK		ACK	



#### Burst Write Sequence

Master	S	AD+W		RA		DATA		DATA		Р	
Slave			ACK		ACK		ACK		ACK		

To read the internal ICM-40609-D registers, the master sends a start condition, followed by the I<sup>2</sup>C address and a write bit, and then the register address that is going to be read. Upon receiving the ACK signal from the ICM-40609-D, the master transmits a start signal followed by the slave address and read bit. As a result, the ICM-40609-D sends an ACK signal and the data. The communication ends with a not acknowledge (NACK) signal and a stop bit from master. The NACK condition is defined such that the SDA line remains high at the 9<sup>th</sup> clock cycle. The following figures show single- and two-byte read sequences.

#### Single-Byte Read Sequence

Master	S	AD+W		RA		S	AD+R			NACK	Р
Slave			ACK		ACK			ACK	DATA		

#### **Burst Read Sequence**

Master	S	AD+W		RA		S	AD+R			ACK		NACK	Р
Slave			ACK		ACK			ACK	DATA		DATA		

#### 8.4 I<sup>2</sup>C TERMS

Signal	Description
S	Start Condition: SDA goes from high to low while SCL is high
AD	Slave I <sup>2</sup> C address
W	Write bit (0)
R	Read bit (1)
ACK	Acknowledge: SDA line is low while the SCL line is high at the 9 <sup>th</sup> clock cycle
NACK	Not-Acknowledge: SDA line stays high at the 9 <sup>th</sup> clock cycle
RA	ICM-40609-D internal register address
DATA	Transmit or received data
Р	Stop condition: SDA going from low to high while SCL is high

Table 12. I<sup>2</sup>C Terms



#### 8.5 SPI INTERFACE

The ICM-40609-D supports 3-wire or 4-wire SPI for the host interface. The ICM-40609-D always operates as a Slave device during standard Master-Slave SPI operation.

With respect to the Master, the Serial Clock output (SCLK), the Serial Data Output (SDO), the Serial Data Input (SDI), and the Serial Data IO (SDIO) are shared among the Slave devices. Each SPI slave device requires its own Chip Select (CS) line from the master.

CS goes low (active) at the start of transmission and goes back high (inactive) at the end. Only one CS line is active at a time, ensuring that only one slave is selected at any given time. The CS lines of the non-selected slave devices are held high, causing their SDO lines to remain in a high-impedance (high-z) state so that they do not interfere with any active devices.

#### SPI Operational Features

- 1. Data is delivered MSB first and LSB last
- 2. Data is latched on the rising edge of SCLK
- 3. Data should be transitioned on the falling edge of SCLK
- 4. The maximum frequency of SCLK is 24 MHz
- 5. SPI read and write operations are completed in 16 or more clock cycles (two or more bytes). The first byte contains the SPI Address, and the following byte(s) contain(s) the SPI data. The first bit of the first byte contains the Read/Write bit and indicates the Read (1) or Write (0) operation. The following 7 bits contain the Register Address. In cases of multiple-byte Read/Writes, data is two or more bytes:

#### SPI Address format

MSB							LSB
R/W	A6	A5	A4	А3	A2	A1	Α0

#### SPI Data format

MSB							LSB
D7	D6	D5	D4	D3	D2	D1	D0

6. Supports Single or Burst Read/Writes.




Figure 16. Typical SPI Master/Slave Configuration



# 9 ASSEMBLY

This section provides general guidelines for assembling InvenSense Micro Electro-Mechanical Systems (MEMS) gyros packaged in LGA package.

#### 9.1 ORIENTATION OF AXES

The diagram below shows the orientation of the axes of sensitivity and the polarity of rotation. Note the pin 1 identifier (•) in the figure.





Figure 17. Orientation of Axes of Sensitivity and Polarity of Rotation



#### 9.2 PACKAGE DIMENSIONS

24 Lead LGA (3x3x0.91) mm NiAu pad finish






	DIME	NSIONS IN MILLIMI	ETERS				
SYMBOLS	MIN	NOM	MAX				
Α	0.85	0.91	0.97				
A1		0.105	REF				
A2		0.8	REF				
D	2.9	3	3.1				
E	2.9	3	3.1				
W	0.15	0.2	0.25				
L	0.25	0.3	0.35				
е		0.4 BS					
n		24					
D1		2	BSC				
E1		2	BSC				
SD		0.2	BSC				
SE		0.2	BSC				
b							
e1							
n1							
aaa		0.1					
bbb		0.2					
ddd		0.08					
eee							
fff							
Н		0.1	REF				
Р		0.2	REF				
S		0.184	REF				



# 10 PART NUMBER PACKAGE MARKING

The part number package marking for ICM-40609-D devices is summarized below:

Part Number	Part Number Package Marking
ICM-40609-D	1469D





#### 11 USE NOTES

#### 11.1 ACCELEROMETER MODE TRANSITIONS

When transitioning from accelerometer Low Power (LP) mode to accelerometer Low Noise (LN) mode, if ODR is 6.25 Hz or lower, software should change ODR to a value of 12.5 Hz or higher, because accelerometer LN mode does not support ODR values below 12.5 Hz.

When transitioning from accelerometer LN mode to accelerometer LP mode, if ODR is greater than 500 Hz, software should change ODR to a value of 500Hz or lower, because accelerometer LP mode does not support ODR values above 500 Hz.

#### 11.2 ACCELEROMETER LOW POWER (LP) MODE AVERAGING FILTER SETTING

Software drivers provided with the device use Averaging Filter setting of 16x. This setting is recommended for meeting Android noise requirements in LP mode, and to minimize accelerometer offset variation when transitioning from LP to Low Noise (LN) mode. 1x averaging filter can be used by following the setting configuration shown in section 14.38.

#### 11.3 SETTINGS FOR I<sup>2</sup>C, AND SPI OPERATION

Upon bootup the device comes up in SPI mode. The following settings should be used for I<sup>2</sup>C, and SPI operation.

Register Field	I <sup>2</sup> C Driver Setting	SPI Driver Setting
I2C_SLEW_RATE (bits 5:3, register DRIVE_CONFIG, address 0x13, bank 0)	1	0
SPI_SLEW_RATE (bits 2:0, register DRIVE_CONFIG, address 0x13, bank 0)	1	5

#### 11.4 NOTCH FILTER AND ANTI-ALIAS FILTER OPERATION

Use of Notch Filter and Anti-Alias Filter is supported only for Low Noise (LN) mode operation. The host is responsible for keeping the UI path in LN mode while Notch Filter and Anti-Alias Filter are turned on.

#### 11.5 REGISTER VALUES MODIFICATION

The only register settings that user can modify during sensor operation are for ODR selection, FSR selection, and sensor mode changes (register parameters GYRO\_ODR, ACCEL\_ODR, GYRO\_FS\_SEL, ACCEL\_FS\_SEL, GYRO\_MODE, ACCEL\_MODE). User must not modify any other register values during sensor operation. The following procedure must be used for other register values modification.

- Turn Accel and Gyro Off
- Modify register values
- Turn Accel and/or Gyro On



# 12 REGISTER MAP

This section lists the register map for the ICM-40609-D, for user banks 0, 1, 2, 4.

### 12.1 USER BANK 0 REGISTER MAP

Addr	Addr	Register Name	Serial	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
(Hex)	(Dec.)	Register Nume	I/F	Diti	Dito	DitS	Dict	Dita	DICE	Diti		
11	17	DEVICE_CONFIG	R/W		-		SPI_MODE		-		SOFT_RESET_ CONFIG	
13	19	DRIVE_CONFIG	R/W		-		I2C_SLEW_RATE			SPI_SLEW_RATE		
14	20	INT_CONFIG	R/W		-	INT2_MODE	INT2_DRIVE_ CIRCUIT	INT2_POLARI TY	INT1_MODE	INT1_DRIVE_ CIRCUIT	INT1_POLARI TY	
16	22	FIFO_CONFIG	R/W	FIFO_	MODE				-			
1D	29	TEMP_DATA1	SYNCR				TEMP_D	ATA[15:8]				
1E	30	TEMP_DATA0	SYNCR				TEMP_C	ATA[7:0]				
1F	31	ACCEL_DATA_X1	SYNCR				ACCEL_DA	TA_X[15:8]				
20	32	ACCEL_DATA_X0	SYNCR				ACCEL_D/	ATA_X[7:0]				
21	33	ACCEL_DATA_Y1	SYNCR				ACCEL_DA	TA_Y[15:8]				
22	34	ACCEL_DATA_Y0	SYNCR				ACCEL_D/	ATA_Y[7:0]				
23	35	ACCEL_DATA_Z1	SYNCR				ACCEL_DA	TA_Z[15:8]				
24	36	ACCEL_DATA_Z0	SYNCR				ACCEL_D/	ATA_Z[7:0]				
25	37	GYRO_DATA_X1	SYNCR				GYRO _DA	TA_X[15:8]				
26	38	GYRO _DATA_X0	SYNCR				GYRO _D/	ATA_X[7:0]				
27	39	GYRO _DATA_Y1	SYNCR				GYRO _DA	TA_Y[15:8]				
28	40	GYRO _DATA_Y0	SYNCR				GYRO _D/	ATA_Y[7:0]				
29	41	GYRO _DATA_Z1	SYNCR				GYRO_DA	ATA_Z[15:8]				
2A	42	GYRO _DATA_Z0	SYNCR				GYRO_DA	ATA_Z[7:0]				
2B	43	TMST_FSYNCH	SYNCR				TMST_FSYN	C_DATA[15:8]				
2C	44	TMST_FSYNCL	SYNCR				TMST_FSYN	C_DATA[7:0]				
2D	45	INT_STATUS	R/C		UI_FSYNC_IN T	PLL_RDY_INT	RESET_DONE _INT	DATA_RDY_I NT	FIFO_THS_IN T	FIFO_FULL_I NT	AGC_RDY_IN T	
2E	46	FIFO_COUNTH	R				FIFO_CO	UNT[15:8]				
2F	47	FIFO_COUNTL	R				FIFO_CC	OUNT[7:0]				
30	48	FIFO_DATA	R				FIFO	DATA				
37	55	INT_STATUS2	R/C			-			WOM_Z_INT	WOM_Y_INT	WOM_X_INT	
4B	75	SIGNAL_PATH_RESET	W/C			-		ABORT_AND _RESET	TMST_STROB E	FIFO_FLUSH	1	
4C	76	INTF_CONFIG0	R/W	FIFO_HOLD_L AST_DATA_E N	FIFO_COUNT _REC	FIFO_COUNT _ENDIAN	SENSOR_DAT A_ENDIAN		-	UI_SIF	S_CFG	
4D	77	INTF_CONFIG1	R/W	EN_TES	T_MODE		-	ACCEL_LP_CL K_SEL	-	CLk	SEL	
4E	78	PWR_MGMT0	R/W		-	TEMP_DIS	IDLE	GYRO_	MODE	ACCEL	MODE	
4F	79	GYRO_CONFIG0	R/W		GYRO_FS_SEL		-		GYRC	O_ODR		
50	80	ACCEL_CONFIG0	R/W		ACCEL_FS_SEL		-		ACCE	L_ODR		
51	81	GYRO_CONFIG1	R/W		TEMP_FILT_BW		-	GYRO_UI	_FILT_ORD	GYRO_DEC	2_M2_ORD	
52	82	GYRO_ACCEL_CONFIG0	R/W		ACCEL_UI	_FILT_BW			GYRO_UI	_FILT_BW		
53	83	ACCEL_CONFIG1	R/W	-			ACCEL_UI	_FILT_ORD	ACCEL_DEC	C2_M2_ORD	-	
54	84	TMST_CONFIG	R/W	-			TMST_TO_RE GS_EN	TMST_RES	TMST_DELTA _EN	TMST_FSYNC _EN	TMST_EN	
57	87	WOM_CONFIG	R/W			-		WOM_INT_ MODE	WOM_MODE	WOM_	MODE1	
5F	95	FIFO_CONFIG1	R/W	-	FIFO_RESUM E_PARTIAL_R D	FIFO_WM_G T_TH	-	FIFO_TMST_F SYNC_EN	FIFO_TEMP_ EN	FIFO_GYRO_ EN	FIFO_ACCEL_ EN	
60	96	FIFO_CONFIG2	R/W			_	FIFO_V	D_WM[7:0]				
61	97	FIFO_CONFIG3	R/W			-			FIFO_W	/M[11:8]		



Addr (Hex)	Addr (Dec.)	Register Name	Serial I/F	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
62	98	FSYNC_CONFIG	R/W	-	FSYNC_UI_SEL				-	FSYNC_UI_FL AG_CLEAR_S EL	FSYNC_POLA RITY
63	99	INT_CONFIG0	R/W		-	UI_DRDY_	INT_CLEAR	FIFO_THS_	INT_CLEAR	FIFO_FULL_	INT_CLEAR
64	100	INT_CONFIG1	R/W	T.	INT_TPULSE_ DURATION	INT_TDEASSE RT_DISABLE	INT_ASYNC_ RESET				
65	101	INT_SOURCE0	R/W	-	UI_FSYNC_IN T1_EN	PLL_RDY_INT 1_EN	RESET_DONE _INT1_EN	UI_DRDY_INT 1_EN	FIFO_THS_IN T1_EN	FIFO_FULL_I NT1_EN	UI_AGC_RDY _INT1_EN
66	102	INT_SOURCE1	R/W		-			WOM_Z_INT 1_EN	WOM_Y_INT 1_EN	WOM_X_INT 1_EN	
68	104	INT_SOURCE3	R/W	-	UI_FSYNC_IN T2_EN	PLL_RDY_INT 2_EN	RESET_DONE _INT2_EN	UI_DRDY_INT 2_EN	FIFO_THS_IN T2_EN	FIFO_FULL_I NT2_EN	UI_AGC_RDY _INT2_EN
69	105	INT_SOURCE4	R/W			-			WOM_Z_INT 2_EN	WOM_Y_INT 2_EN	WOM_X_INT 2_EN
6C	108	FIFO_LOST_PKT0	R				FIFO_LOST_P	KT_CNT[15:8]			
6D	109	FIFO_LOST_PKT1	R				FIFO_LOST_F	PKT_CNT[7:0]			
70	112	SELF_TEST_CONFIG	R/W	-	ACCEL_ST_P OWER	EN_AZ_ST	EN_AY_ST	EN_AX_ST	EN_GZ_ST	EN_GY_ST	EN_GX_ST
75	117	WHO_AM_I	R	WHOAMI							
76	118	REG_BANK_SEL	R/W		<u>'</u>	-	<u>'</u>			BANK_SEL	

### 12.2 USER BANK 1 REGISTER MAP

Addr (Hex)	Addr (Dec.)	Register Name	Serial I/F	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
03	03	SENSOR_CONFIG0	R/W		-	ZG_DISABLE	YG_DISABLE	XG_DISABLE	ZA_DISABLE	YA_DISABLE	XA_DISABLE
ОВ	11	GYRO_CONFIG_STATIC2	R/W				-			GYRO_AAF_D IS	GYRO_NF_DI S
0C	12	GYRO_CONFIG_STATIC3	R/W		-			GYRO_A	AF_DELT		
0D	13	GYRO_CONFIG_STATIC4	R/W				GYRO_AAF_I	DELTSQR[7:0]			
OE	14	GYRO_CONFIG_STATIC5	R/W		GYRO_A	AF_BITSHIFT			GYRO_AAF_D	ELTSQR[11:8]	
OF	15	GYRO_CONFIG_STATIC6	R/W				GYRO_X_NF	_COSWZ[7:0]			
10	16	GYRO_CONFIG_STATIC7	R/W				GYRO_Y_NF	_COSWZ[7:0]			
11	17	GYRO_CONFIG_STATIC8	R/W		GYRO_Z_NF_COSWZ[7:0]						
12	18	GYRO_CONFIG_STATIC9	R/W		-		GYRO_Y_NF_ COSWZ_SEL[ 0]	GYRO_X_NF_ COSWZ_SEL[ 0]	GYRO_Z_NF_ COSWZ[8]	GYRO_Y_NF_ COSWZ[8]	GYRO_X_NF_ COSWZ[8]
13	19	GYRO_CONFIG_STATIC10	R/W	-		GYRO_NF_BW_SE	L	(	GYRO_HPF_BW_IN	D	GYRO_HPF_O RD_IND
5F	95	XG_ST_DATA	R/W				XG_ST	_DATA			
60	96	YG_ST_DATA	R/W				YG_ST	_DATA			
61	97	ZG_ST_DATA	R/W				ZG_ST	_DATA			
62	98	TMSTVAL0	R				TMST_V	ALUE[7:0]			
63	99	TMSTVAL1	R				TMST_VA	ALUE[15:8]			
64	100	TMSTVAL2	R	_	- TMST_VALUE[19:16]			LUE[19:16]			
7A	122	INTF_CONFIG4	R/W	SPI_AP_4WIR E			SPI_AP_4WIR E	-			
7B	123	INTF_CONFIG5	R/W	_		-			PIN19_F	UNCTION	-



#### 12.3 USER BANK 2 REGISTER MAP

Addr (Hex)	Addr (Dec.)	Register Name	Serial I/F	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
03	03	ACCEL_CONFIG_STATIC2	R/W	-	- ACCEL_AAF_DELT					ACCEL_AAF_ DIS	
04	04	ACCEL_CONFIG_STATIC3	R/W		ACCEL_AAF_DELTSQR[7:0]						
05	05	ACCEL_CONFIG_STATIC4	R/W		ACCEL_AA	F_BITSHIFT			ACCEL_AAF_E	ELTSQR[11:8]	
3B	59	XA_ST_DATA	R/W				XA_ST	_DATA			
3C	60	YA_ST_DATA	R/W	YA_ST_DATA							
3D	61	ZA_ST_DATA	R/W				ZA_ST	_DATA			

#### 12.4 USER BANK 4 REGISTER MAP

Addr (Hex)	Addr (Dec.)	Register Name	Serial I/F	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
4A	74	ACCEL_WOM_X_THR	R/W				WOM	_X_TH				
4B	75	ACCEL_WOM_Y_THR	R/W				WOM	_Y_TH				
4C	76	ACCEL_WOM_Z_THR	R/W				WOM	_Z_TH				
77	119	OFFSET_USER0	R/W		GYRO_X_OFFUSER[7:0]							
78	120	OFFSET_USER1	R/W		GYRO_Y_OFFUSER[11:8] GYRO_X_OFFUSER[11:8]							
79	121	OFFSET_USER2	R/W		GYRO_Y_OFFUSER[7:0]							
7A	122	OFFSET_USER3	R/W				GYRO_Z_OF	FUSER[7:0]				
7B	123	OFFSET_USER4	R/W		ACCEL_X_O	FFUSER[11:8]			GYRO_Z_OF	FUSER[11:8]		
7C	124	OFFSET_USER5	R/W				ACCEL_X_O	FFUSER[7:0]				
7D	125	OFFSET_USER6	R/W	ACCEL_Y_OFFUSER[7:0]								
7E	126	OFFSET_USER7	R/W	ACCEL_Z_OFFUSER[11:8] ACCEL_Y_OFFUSER[11:8]								
7F	127	OFFSET_USER8	R/W				ACCEL_Z_O	ACCEL_Z_OFFUSER[7:0]				

Detailed register descriptions are provided in the sections that follow. Please note the following regarding Clock Domain for each register:

1. Clock Domain: SCLK\_UI means that the register is controlled from the UI interface

Register fields marked as Reserved must not be modified by the user. The Reset Value of the register can be used to determine the default value of reserved register fields, and unless otherwise noted this default value must be maintained even if the values of other register fields are modified by the user.



# 13 USER BANK O REGISTER MAP – DESCRIPTIONS

This section describes the function and contents of each register within USR Bank 0.

**Note:** The device powers up in sleep mode.

### 13.1 DEVICE\_CONFIG

Name: DEVICE\_CONFIG Address: 17 (11h) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK\_UI

BIT	NAME	FUNCTION
7:5	-	Reserved
4	SPI_MODE	SPI mode selection
		0: Mode 0 and Mode 3 (default)
		1: Mode 1 and Mode 2
3:1	-	Reserved
0	SOFT_RESET_CONFIG	Software reset configuration
		0: Normal (default)
		1: Enable reset
		After writing 1 to this bitfield, wait 1ms for soft reset to be effective, before
		attempting any other register access

# 13.2 DRIVE\_CONFIG

Name: DRIVE\_CONFIG Address: 19 (13h) Serial IF: R/W Reset value: 0x05 Clock Domain: SCLK\_UI

Clock	Domain: SCLK_UI	
BIT	NAME	FUNCTION
7:6	-	Reserved
5:3	I2C_SLEW_RATE	Controls slew rate for output pin 14 in I <sup>2</sup> C mode only 000: 20ns-60ns 001: 12ns-36ns 010: 6ns-18ns 011: 4ns-12ns 100: 2ns-6ns 101: < 2ns 110: Reserved 111: Reserved
2:0	SPI_SLEW_RATE	Controls slew rate for output pin 14 in SPI mode, and for all other output pins 000: 20ns-60ns 001: 12ns-36ns 010: 6ns-18ns 011: 4ns-12ns 100: 2ns-6ns 101: < 2ns 110: Reserved 111: Reserved



### 13.3 INT\_CONFIG

Name: INT\_CONFIG Address: 20 (14h) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK\_OIS1

DIT	NABAE	FUNCTION
BIT	NAME	FUNCTION
7:6	-	Reserved
		INT2 interrupt mode
5	INT2_MODE	0: Pulsed mode
		1: Latched mode
		INT2 drive circuit
4	INT2_DRIVE_CIRCUIT	0: Open drain
		1: Push pull
		INT2 interrupt polarity
3	INT2_POLARITY	0: Active low (default)
		1: Active high
		INT1 interrupt mode
2	INT1_MODE	0: Pulsed mode
		1: Latched mode
		INT1 drive circuit
1	INT1_DRIVE_CIRCUIT	0: Open drain
		1: Push pull
		INT1 interrupt polarity
0	INT1_POLARITY	0: Active low (default)
		1: Active high

### 13.4 FIFO\_CONFIG

Name: FIFO\_CONFIG Address: 22 (16h) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK\_UI

BIT	NAME	FUNCTION
7:6	FIFO_MODE	00: Bypass Mode (default)
		01: Stream-to-FIFO Mode
		10: STOP-on-FULL Mode
		11: STOP-on-FULL Mode
5:0	-	Reserved

### 13.5 TEMP\_DATA1

Name: TEMP\_DATA1 Address: 29 (1Dh) Serial IF: SYNCR Reset value: 0x00 Clock Domain: SCLK\_UI

ı	CIOCK	Clock Dolliam: SCEK_OI	
ı	BIT	NAME	FUNCTION
ĺ	7:0	TEMP_DATA[15:8]	Upper byte of temperature data



### 13.6 TEMP\_DATA0

Name	:: TEMP_DATA0		
Addre	Address: 30 (1Eh)		
Serial	IF: SYNCR		
Reset	Reset value: 0x00		
Clock	Clock Domain: SCLK_UI		
BIT	NAME	FUNCTION	
7:0	TEMP_DATA[7:0]	Lower byte of temperature data	

Temperature data value from the sensor data registers can be converted to degrees centigrade by using the following formula:

Temperature in Degrees Centigrade = (TEMP\_DATA / 132.48) + 25

Temperature data stored in FIFO is an 8-bit quantity, FIFO\_TEMP\_DATA. It can be converted to degrees centigrade by using the following formula:

Temperature in Degrees Centigrade = (FIFO\_TEMP\_DATA / 2.07) + 25

### 13.7 ACCEL\_DATA\_X1

Name	Name: ACCEL_DATA_X1		
Addre	Address: 31 (1Fh)		
Serial	Serial IF: SYNCR		
Reset	Reset value: 0x00		
Clock	Clock Domain: SCLK_UI		
BIT	NAME	FUNCTION	
7:0	ACCEL_DATA_X[15:8]	Upper byte of Accel X-axis data	

#### 13.8 ACCEL\_DATA\_X0

Name	:: ACCEL_DATA_X0		
Addre	Address: 32 (20h)		
Serial	Serial IF: SYNCR		
Reset	Reset value: 0x00		
Clock	Clock Domain: SCLK_UI		
BIT	NAME	FUNCTION	
7:0	ACCEL_DATA_X[7:0]	Lower byte of Accel X-axis data	

#### 13.9 ACCEL\_DATA\_Y1

Name	Name: ACCEL_DATA_Y1		
Addre	Address: 33 (21h)		
Serial	Serial IF: SYNCR		
Reset	Reset value: 0x00		
Clock	Clock Domain: SCLK_UI		
BIT	NAME	FUNCTION	
7:0	ACCEL_DATA_Y[15:8]	Upper byte of Accel Y-axis data	

#### 13.10 ACCEL\_DATA\_YO

Name: ACCEL\_DATA\_Y0
Address: 34 (22h)
Serial IF: SYNCR
Reset value: 0x00
Clock Domain: SCLK\_UI



BIT	NAME	FUNCTION
7:0	ACCEL_DATA_Y[7:0]	Lower byte of Accel Y-axis data

### 13.11 ACCEL\_DATA\_Z1

Name	Name: ACCEL DATA Z1		
Addre	Address: 35 (23h)		
Serial	Serial IF: SYNCR		
Reset	Reset value: 0x00		
Clock	Clock Domain: SCLK_UI		
BIT	NAME	FUNCTION	
7:0	ACCEL_DATA_Z[15:8]	Upper byte of Accel Z-axis data	

#### 13.12 ACCEL\_DATA\_Z0

Name	e: ACCEL_DATA_Z0		
Addre	ess: 36 (24h)		
Serial	IF: SYNCR		
Reset	Reset value: 0x00		
Clock	Clock Domain: SCLK_UI		
BIT	NAME	FUNCTION	
7:0	ACCEL_DATA_Z[7:0]	Lower byte of Accel Z-axis data	

### 13.13 GYRO\_DATA\_X1

Name	: GYRO_DATA_X1		
Addre	Address: 37 (25h)		
Serial	Serial IF: SYNCR		
Reset	Reset value: 0x00		
Clock	Clock Domain: SCLK_UI		
BIT	NAME	FUNCTION	
7:0	GYRO_DATA_X[15:8]	Upper byte of Gyro X-axis data	

#### 13.14 GYRO\_DATA\_X0

Name: GYRO\_DATA\_X0
Address: 38 (26h)
Serial IF: SYNCR
Reset value: 0x00
Clock Domain: SCLK\_UI

BIT NAME FUNCTION

7:0 GYRO\_DATA\_X[7:0] Lower byte of Gyro X-axis data

#### **13.15 GYRO\_DATA\_Y1**

Name: GYRO\_DATA\_Y1
Address: 39 (27h)
Serial IF: SYNCR
Reset value: 0x00
Clock Domain: SCLK\_UI

BIT NAME FUNCTION

7:0 GYRO\_DATA\_Y[15:8] Upper byte of Gyro Y-axis data



### 13.16 GYRO\_DATA\_Y0

Name	: GYRO_DATA_Y0		
Addre	Address: 40 (28h)		
Serial	Serial IF: SYNCR		
Reset	Reset value: 0x00		
Clock	Clock Domain: SCLK_UI		
BIT	NAME	FUNCTION	
7:0	GYRO DATA Y[7:0]	Lower byte of Gyro Y-axis data	

# 13.17 GYRO\_DATA\_Z1

Name	: GYRO_DATA_Z1		
Addre	Address: 41 (29h)		
Serial	Serial IF: SYNCR		
Reset	Reset value: 0x00		
Clock	Clock Domain: SCLK_UI		
BIT	NAME	FUNCTION	
7:0	GYRO_DATA_Z[15:8]	Upper byte of Gyro Z-axis data	

### 13.18 GYRO\_DATA\_Z0

Name	e: GYRO_DATA_Z0		
Addre	ess: 42 (2Ah)		
Serial	IF: SYNCR		
Reset	Reset value: 0x00		
Clock	Clock Domain: SCLK_UI		
BIT	NAME	FUNCTION	
7:0	GYRO_DATA_Z[7:0]	Lower byte of Gyro Z-axis data	

### 13.19 TMST\_FSYNCH

Name: TMST\_FSYNCH
Address: 43 (2Bh)
Serial IF: SYNCR
Reset value: 0x00
Clock Domain: SCLK\_UI

BIT	NAME	FUNCTION
		Stores the upper byte of the time delta from the rising edge of FSYNC to
7:0	TMST_FSYNC_DATA[15:8]	the latest ODR until the UI Interface reads the FSYNC tag in the status
		register

### 13.20TMST\_FSYNCL

Name: TMST\_FSYNCL Address: 44 (2Ch) Serial IF: SYNCR Reset value: 0x00 Clock Domain: SCLK\_UI

BIT	NAME	FUNCTION
7:0	TMST_FSYNC_DATA[7:0]	Stores the lower byte of the time delta from the rising edge of FSYNC to the latest ODR until the UI Interface reads the FSYNC tag in the status register



### **13.21 INT\_STATUS**

Name: INT\_STATUS Address: 45 (2Dh) Serial IF: R/C Reset value: 0x00 Clock Domain: SCLK\_UI

BIT	NAME	FUNCTION
7	-	Reserved
6	UI_FSYNC_INT	This bit automatically sets to 1 when a UI FSYNC interrupt is generated. The bit clears to 0 after the register has been read.
5	PLL_RDY_INT	This bit automatically sets to 1 when a PLL Ready interrupt is generated. The bit clears to 0 after the register has been read.
4	RESET_DONE_INT	This bit automatically sets to 1 when software reset is complete. The bit clears to 0 after the register has been read.
3	DATA_RDY_INT	This bit automatically sets to 1 when a Data Ready interrupt is generated.  The bit clears to 0 after the register has been read.
2	FIFO_THS_INT	This bit automatically sets to 1 when the FIFO buffer reaches the threshold value. The bit clears to 0 after the register has been read.
1	FIFO_FULL_INT	This bit automatically sets to 1 when the FIFO buffer is full. The bit clears to 0 after the register has been read.
0	AGC_RDY_INT	This bit automatically sets to 1 when an AGC Ready interrupt is generated. The bit clears to 0 after the register has been read.

### 13.22 FIFO\_COUNTH

Name: FIFO\_COUNTH Address: 46 (2Eh) Serial IF: R Reset value: 0x00 Clock Domain: SCLK\_UI

BIT	NAME	FUNCTION
7:0	FIFO_COUNT[15:8]	High Bits, count indicates the number of records or bytes available in FIFO according to FIFO_COUNT_REC setting.  Note: Must read FIFO_COUNTL to latch new data for both FIFO_COUNTH and FIFO_COUNTL.

### 13.23 FIFO\_COUNTL

Name: FIFO\_COUNTL Address: 47 (2Fh) Serial IF: R

Reset value: 0x00 Clock Domain: SCLK\_UI

BIT	NAME	FUNCTION
7:0	FIFO_COUNT[7:0]	Low Bits, count indicates the number of records or bytes available in FIFO according to FIFO_COUNT_REC setting.  Reading this byte latches the data for both FIFO_COUNTH, and
		FIFO_COUNTL.



#### 13.24 FIFO\_DATA

Name	Name: FIFO_DATA		
Addr	Address: 48 (30h)		
Seria	Serial IF: R		
Reset	Reset value: 0xFF		
Clock	Clock Domain: SCLK_UI		
BIT	NAME	FUNCTION	
7:0	FIFO DATA	FIFO data nort	

### **13.25 INT\_STATUS2**

Name	ame: INT_STATUS2		
Addre	Address: 55 (37h)		
Serial	IF: R/C		
Reset	value: 0x00		
Clock	Domain: SCLK_UI		
BIT	NAME	FUNCTION	
7:3	-	Reserved	
2	WOM_Z_INT	Wake on Motion Interrupt on Z-axis, clears on read	
1	WOM_Y_INT	Wake on Motion Interrupt on Y-axis, clears on read	
0	WOM_X_INT	Wake on Motion Interrupt on X-axis, clears on read	

#### 13.26 SIGNAL\_PATH\_RESET

Name: SIGNAL\_PATH\_RESET

Address: 75 (4Bh)
Serial IF: W/C
Reset value: 0x00
Clock Domain: SCLK\_UI

BIT	NAME	FUNCTION
7:4	-	Reserved
3	ABORT_AND_RESET	When this bit is set to 1, the signal path is reset by restarting the ODR counter and signal path controls
2	TMST_STROBE	When this bit is set to 1, the time stamp counter is latched into the time stamp register. This is a write on clear bit.
1	FIFO_FLUSH	When set to 1, FIFO will get flushed.
0	-	Reserved

# 13.27 INTF\_CONFIG0

Name: INTF\_CONFIGO Address: 76 (4Ch) Serial IF: R/W Reset value: 0x30 Clock Domain: SCLK\_UI

BIT	NAME	FUNCTION
7	FIFO_HOLD_LAST_DATA_E N	Setting 0 corresponds to the following:  Sense Registers from Power on Reset till first sample:  • Invalid Samples Value: -32768
		Sense Registers after first sample received:



		<ul> <li>Sense Registers Valid Sample Values:         <ul> <li>Range limited from -32766 to +32767 when FSYNC tag is disabled, or for sensor not selected for FSYNC tag</li> <li>Range limited from -32765 to +32767 (odd values) for sensor selected for FSYNC tag, and FSYNC is tagged</li> <li>Range limited from -32766 to +32766 (even values) for sensor selected for FSYNC tag, but FSYNC is not tagged</li> </ul> </li> <li>Sense Registers Invalid Sample Values:         <ul> <li>-32768 when FSYNC tag is disabled, or for sensor not selected for FSYNC tag, or for sensor selected for FSYNC tag but FSYNC is not tagged</li> <li>-32767 for sensor selected for FSYNC tag, and FSYNC is tagged</li> </ul> </li> </ul>
		FIFO:
		<ul> <li>Invalid Sample Value: -32768</li> <li>Valid Sample Values: -32766 to +32767</li> </ul>
		Setting 1 corresponds to the following:
		Sense Registers from Power on Reset till first sample:
		Invalid Samples Value: 0
		Sense Registers after first sample received:
		<ul> <li>Sense Registers Valid Sample Values:         <ul> <li>Range limited from -32768 to +32767 when FSYNC tag is disabled, or for sensor not selected for FSYNC tag</li> <li>Range limited from -32767 to +32767 (odd values) for sensor selected for FSYNC tag, and FSYNC is tagged</li> <li>Range limited from -32768 to +32766 (even values) for sensor selected for FSYNC tag, but FSYNC is not tagged</li> </ul> </li> <li>Sense Registers Invalid Sample Values:         <ul> <li>Registers hold last valid sample until new one arrives</li> </ul> </li> </ul>
		FIFO:
		<ul> <li>Invalid Sample Value: Copy last valid sample</li> <li>Valid Sample Values: -32768 to +32767</li> </ul>
6	FIFO_COUNT_REC	0: FIFO count is reported in bytes 1: FIFO count is reported in records (1 record = 16 bytes for header + gyro + accel + temp sensor data + time stamp, or 8 bytes for header + gyro/accel + temp sensor data)
5	FIFO_COUNT_ENDIAN	0: FIFO count is reported in Little Endian format 1: FIFO count is reported in Big Endian format (default)
4	SENSOR_DATA_ENDIAN	Sensor data is reported in Little Endian format     Sensor data is reported in Big Endian format (default)
3:2	-	Reserved
1:0	UI_SIFS_CFG	Ox: Reserved



10: Disable SPI
11: Disable I2C

Invalid Data Generation: FIFO/Sense Registers may contain invalid data under the following conditions:

- a) From power on reset to first ODR sample of any sensor (accel, gyro, temp sensor)
- b) When any sensor is disabled (accel, gyro, temp sensor)
- c) When accel and gyro are enabled with different ODRs. In this case, the sensor with lower ODR will generate invalid samples when it has no new data.

Invalid data can take special values or can hold last valid sample received. For -32768 to be used as a flag for invalid accel/gyro samples, the valid accel/gyro sample range is limited in such case as well. Bit 7 of INTF\_CONFIGO controls what values invalid (and valid) samples can take as shown above.

#### 13.28 INTF\_CONFIG1

Name: INTF\_CONFIG1 Address: 77 (4Dh) Serial IF: R/W Reset value: 0x91 Clock Domain: SCLK\_UI

BIT	NAME	FUNCTION
7:6	EN_TEST_MODE	Enables test mode. Must be set to 01 for normal device operation.
5:4	-	Reserved
2	ACCEL_LP_CLK_SEL	0: Accelerometer LP mode uses Wake Up oscillator clock
3		1: Accelerometer LP mode uses RC oscillator clock
2	-	Reserved
1:0	CLKSEL	00: Always select internal RC oscillator
		01: Select PLL when available, else select RC oscillator (default)
		10: Reserved
		11: Disable all clocks

#### 13.29 PWR\_MGMT0

Name: PWR\_MGMT0 Address: 78 (4Eh) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK\_UI

CIOCK	DOMAIN. SCEN_OI	
BIT	NAME	FUNCTION
7:6	-	Reserved
5	TEMP DIS	0: Temperature sensor is enabled (default)
	TEMP_DIS	1: Temperature sensor is disabled
		If this bit is set to 1, the RC oscillator is powered on even if Accel and Gyro
4	IDLE	are powered off.
4	IDLE	Nominally this bit is set to 0, so when Accel and Gyro are powered off,
		the chip will go to OFF state, since the RC oscillator will also be powered off
	GYRO_MODE	00: Turns gyroscope off (default)
		01: Places gyroscope in Standby Mode
		10: Reserved
3:2		11: Places gyroscope in Low Noise (LN) Mode
3.2		
		Gyroscope needs to be kept ON for a minimum of 45ms. When transitioning
		from OFF to any of the other modes, do not issue any register writes for
		200μs.



		00: Turns accelerometer off (default)
		01: Turns accelerometer off
		10: Places accelerometer in Low Power (LP) Mode
1:0	ACCEL_MODE	11: Places accelerometer in Low Noise (LN) Mode
		When transitioning from OFF to any of the other modes, do not issue any
		register writes for 200µs.

# 13.30 GYRO\_CONFIG0

Name: GYRO\_CONFIGO Address: 79 (4Fh) Serial IF: R/W Reset value: 0x07 Clock Domain: SCLK\_UI

Clock	Clock Domain: SCLK_UI		
BIT	NAME	FUNCTION	
7:5	GYRO_FS_SEL	Full scale select for gyroscope UI interface output  000: ±2000dps (default)  001: ±1000dps  010: ±500dps  011: ±250dps  100: ±125dps  101: ±62.5dps  110: ±31.25dps  111: ±15.625dps	
4	-	Reserved	
3:0	GYRO_ODR	Gyroscope ODR selection for UI interface output  0000: Reserved  0001: 32kHz  0010: 16kHz  0011: 8kHz  0100: 4kHz  0101: 2kHz  0110: 1kHz (default)  0111: 200Hz  1000: 100Hz  1001: 50Hz  1010: 25Hz  1110: Reserved  1110: Reserved  1111: 500Hz	



### 13.31 ACCEL\_CONFIGO

Name: ACCEL\_CONFIGO Address: 80 (50h) Serial IF: R/W Reset value: 0x07 Clock Domain: SCLK\_UI

Clock	lock Domain: SCLK_UI	
BIT	NAME	FUNCTION
		Full scale select for accelerometer UI interface output
		000: ±32g (default)
		001: ±16g
		010: ±8g
7:5	ACCEL_FS_SEL	011: ±4g
		100: Reserved
		101: Reserved
		110: Reserved
		111: Reserved
4	-	Reserved
		Accelerometer ODR selection for UI interface output
	ACCEL_ODR	0000: Reserved
		0001: 32kHz (LN mode)
		0010: 16kHz (LN mode)
		0011: 8kHz (LN mode)
		0100: 4kHz (LN mode)
		0101: 2kHz (LN mode)
		0110: 1kHz (LN mode) (default)
3:0		0111: 200Hz (LP or LN mode)
		1000: 100Hz (LP or LN mode)
		1001: 50Hz (LP or LN mode)
		1010: 25Hz (LP or LN mode)
		1011: 12.5Hz (LP or LN mode)
		1100: 6.25Hz (LP mode)
		1101: 3.125Hz (LP mode)
		1110: 1.5625Hz (LP mode)
		1111: 500Hz (LP or LN mode)



## 13.32 GYRO\_CONFIG1

Name: GYRO\_CONFIG1 Address: 81 (51h) Serial IF: R/W Reset value: 0x1A Clock Domain: SCLK\_UI

Clock	Clock Domain: SCLK_UI	
BIT	NAME	FUNCTION
		Sets the bandwidth of the temperature signal DLPF 000: DLPF BW = 4000Hz; DLPF Latency = 0.125ms (default)
		001: DLPF BW = 170Hz; DLPF Latency = 0.125H3 (default)
		010: DLPF BW = 82Hz; DLPF Latency = 2ms
7:5	TEMP_FILT_BW	011: DLPF BW = 40Hz; DLPF Latency = 4ms
		100: DLPF BW = 20Hz; DLPF Latency = 8ms
		101: DLPF BW = 10Hz; DLPF Latency = 16ms
		110: DLPF BW = 5Hz; DLPF Latency = 32ms
		111: DLPF BW = 5Hz; DLPF Latency = 32ms
4	-	Reserved
		Selects order of GYRO UI filter
		00: 1 <sup>st</sup> Order
3:2	GYRO_UI_FILT_ORD	01: 2 <sup>nd</sup> Order
		10: 3 <sup>rd</sup> Order
		11: Reserved
	GYRO_DEC2_M2_ORD	Selects order of GYRO DEC2_M2 Filter
		00: Reserved
1:0		01: Reserved
		10: 3 <sup>rd</sup> Order
		11: Reserved



### 13.33 GYRO\_ACCEL\_CONFIGO

Name: GYRO\_ACCEL\_CONFIG0

Address: 82 (52h)
Serial IF: R/W
Reset value: 0x11
Clock Domain: SCLK\_UI

Clock	Clock Domain: SCLK_UI		
BIT	NAME	FUNCTION	
7:4	ACCEL_UI_FILT_BW	LN Mode: Bandwidth for Accel LPF 0 BW=ODR/2 1 BW=max(400Hz, ODR)/4 (default) 2 BW=max(400Hz, ODR)/5 3 BW=max(400Hz, ODR)/8 4 BW=max(400Hz, ODR)/10 5 BW=max(400Hz, ODR)/16 6 BW=max(400Hz, ODR)/20 7 BW=max(400Hz, ODR)/40 8 to 13: Reserved 14 Low Latency option: Trivial decimation @ ODR of Dec2 filter output. Dec2 runs at max(400Hz, ODR) 15 Low Latency option: Trivial decimation @ ODR of Dec2 filter output. Dec2 runs at max(200Hz, 8*ODR)  LP Mode: 0 Reserved 1 1x AVG filter (default) 2 to 5 Reserved 6 16x AVG filter 7 to 15 Reserved	
3:0	GYRO_UI_FILT_BW	LN Mode: Bandwidth for Gyro LPF  0 BW=ODR/2  1 BW=max(400Hz, ODR)/4 (default)  2 BW=max(400Hz, ODR)/5  3 BW=max(400Hz, ODR)/8  4 BW=max(400Hz, ODR)/10  5 BW=max(400Hz, ODR)/16  6 BW=max(400Hz, ODR)/20  7 BW=max(400Hz, ODR)/40  8 to 13: Reserved  14 Low Latency option: Trivial decimation @ ODR of Dec2 filter output. Dec2 runs at max(400Hz, ODR)  15 Low Latency option: Trivial decimation @ ODR of Dec2 filter output. Dec2 runs at max(200Hz, 8*ODR)	



## 13.34 ACCEL\_CONFIG1

Name: ACCEL\_CONFIG1 Address: 83 (53h) Serial IF: R/W Reset value: 0x15 Clock Domain: SCLK\_UI

CIOCIN	lock bollium: seek_of	
BIT	NAME	FUNCTION
7:5	-	Reserved
		Selects order of ACCEL UI filter
		00: 1 <sup>st</sup> Order
4:3	ACCEL_UI_FILT_ORD	01: 2 <sup>nd</sup> Order
		10: 3 <sup>rd</sup> Order
		11: Reserved
		Order of Accelerometer DEC2_M2 filter
		00: Reserved
2:1	ACCEL_DEC2_M2_ORD	01: Reserved
		10: 3 <sup>rd</sup> order
		11: Reserved
0	-	Reserved

### 13.35 TMST\_CONFIG

Name: TMST\_CONFIG Address: 84 (54h) Serial IF: R/W Reset value: 0x20 Clock Domain: SCLK\_UI

BIT	NAME	FUNCTION
7:5	-	Reserved
4	TMST_TO_REGS_EN	0: TMST_VALUE[19:0] read always returns 0s 1: TMST_VALUE[19:0] read returns timestamp value
3	TMST_RES	Time Stamp resolution: When set to 0 (default), time stamp resolution is 1 $\mu$ s. When set to 1, resolution is 16 $\mu$ s
2	TMST_DELTA_EN	Time Stamp delta enable: When set to 1, the time stamp field contains the measurement of time since the last occurrence of ODR.
1	TMST_FSYNC_EN	Time Stamp register FSYNC enable (default). When set to 1, the contents of the Timestamp feature of FSYNC is enabled. The user also needs to select FIFO_TMST_FSYNC_EN in order to propagate the timestamp value to the FIFO.
0	TMST_EN	0: Time Stamp register disable 1: Time Stamp register enable (default)



### 13.36 WOM\_CONFIG

Name: WOM\_CONFIG Address: 87 (57h) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK\_UI

BIT	NAME	FUNCTION
7:4	-	Reserved
	WOM_INT_MODE	0: Set WoM interrupt on the OR of all enabled accelerometer thresholds
3		1: Set WoM interrupt on the AND of all enabled accelerometer threshold
2	WOM_MODE	0: Initial sample is stored. Future samples are compared to initial sample
		1: Compare current sample to previous sample
1:0	WOM_MODE1	00: Reserved
		01: Set to 1 for WOM interrupt configuration
		10: Reserved
		11: Reserved

# 13.37 FIFO\_CONFIG1

Name: FIFO\_CONFIG1 Address: 95 (5Fh) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK\_UI

0.00	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
BIT	NAME	FUNCTION
7	-	Reserved
6	FIFO_RESUME_PARTIAL_RD	0: Partial FIFO read disabled, requires re-reading of the entire FIFO 1: FIFO read can be partial, and resume from last read point
5	FIFO_WM_GT_TH	Trigger FIFO watermark interrupt on every ODR (DMA write) if FIFO_COUNT ≥ FIFO_WM_TH
4	-	Reserved
3	FIFO_TMST_FSYNC_EN	Must be set to 1 for all FIFO use cases when FSYNC is used
2	FIFO_TEMP_EN	Enable temperature sensor packets to go to FIFO
1	FIFO_GYRO_EN	Enable gyroscope packets to go to FIFO
0	FIFO_ACCEL_EN	Enable accelerometer packets to go to FIFO

### 13.38 FIFO\_CONFIG2

Name: FIFO\_CONFIG2 Address: 96 (60h) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK\_UI

BIT	NAME	FUNCTION
7:0	FIFO_WM[7:0]	Lower bits of FIFO watermark. Generate interrupt when the FIFO reaches or exceeds FIFO_WM size in bytes or records according to FIFO_COUNT_REC setting. FIFO_WM_EN must be zero before writing this register. Interrupt only fires once. This register should be set to non-zero value, before choosing this interrupt source.



## 13.39 FIFO\_CONFIG3

Name: FIFO\_CONFIG3 Address: 97 (61h) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK\_UI

BIT	NAME	FUNCTION
7:4	-	Reserved
3:0	FIFO_WM[11:8]	Upper bits of FIFO watermark. Generate interrupt when the FIFO reaches or exceeds FIFO_WM size in bytes or records according to FIFO_COUNT_REC setting. FIFO_WM_EN must be zero before writing this register. Interrupt only fires once. This register should be set to non-zero value, before choosing this interrupt source.

Note: Do not set FIFO\_WM to value 0.

### 13.40 FSYNC\_CONFIG

Name: FSYNC\_CONFIG Address: 98 (62h) Serial IF: R/W Reset value: 0x10 Clock Domain: SCLK UI

BIT	NAME	FUNCTION
7	-	Reserved
		000: Do not tag FSYNC flag
		001: Tag FSYNC flag to TEMP_OUT LSB
		010: Tag FSYNC flag to GYRO_XOUT LSB
6:4	FSYNC_UI_SEL	011: Tag FSYNC flag to GYRO_YOUT LSB
0.4		100: Tag FSYNC flag to GYRO_ZOUT LSB
		101: Tag FSYNC flag to ACCEL_XOUT LSB
		110: Tag FSYNC flag to ACCEL_YOUT LSB
		111: Tag FSYNC flag to ACCEL_ZOUT LSB
3:2	-	Reserved
	FSYNC_UI_FLAG_CLEAR_SE	0: FSYNC flag is cleared when UI sensor register is updated
1		1: FSYNC flag is cleared when UI interface reads the sensor register LSB of
		FSYNC tagged axis
0	FSYNC_POLARITY	0: Start from Rising edge of FSYNC pulse to measure FSYNC interval
U		1: Start from Falling edge of FSYNC pulse to measure FSYNC interval



## 13.41 INT\_CONFIG0

Name: INT\_CONFIGO Address: 99 (63h) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK\_UI

CIOCIC	OCK BOTHAIN. SEEK_OT	
BIT	NAME	FUNCTION
7:6	-	Reserved
		Data Ready Interrupt Clear Option (latched mode)
		00: Clear on Status Bit Read (default)
5:4	UI_DRDY_INT_CLEAR	01: Clear on Status Bit Read
		10: Clear on FIFO data 1Byte Read
		11: Clear on Status Bit Read AND on FIFO data 1 byte read
		FIFO Threshold Interrupt Clear Option (latched mode)
		00: Clear on Status Bit Read (default)
3:2	FIFO_THS_INT_CLEAR	01: Clear on Status Bit Read
		10: Clear on FIFO data 1Byte Read
		11: Clear on Status Bit Read AND on FIFO data 1 byte read
		FIFO Full Interrupt Clear Option (latched mode)
		00: Clear on Status Bit Read (default)
1:0	FIFO_FULL_INT_CLEAR	01: Clear on Status Bit Read
		10: Clear on FIFO data 1Byte Read
		11: Clear on Status Bit Read AND on FIFO data 1 byte read

# 13.42 INT\_CONFIG1

Name: INT\_CONFIG1 Address: 100 (64h) Serial IF: R/W Reset value: 0x10 Clock Domain: SCLK UI

0.00	Bernam Series	
BIT	NAME	FUNCTION
7	-	Reserved
6	INT_TPULSE_DURATION	Interrupt pulse duration  0: Interrupt pulse duration is 100μs. Use only if ODR < 4kHz. (Default)  1: Interrupt pulse duration is 8 μs. Required if ODR ≥ 4kHz, optional for ODR < 4kHz.
5	INT_TDEASSERT_DISABLE	Interrupt de-assertion duration  0: The interrupt de-assertion duration is set to a minimum of 100µs. Use only if ODR < 4kHz. (Default)  1: Disables de-assert duration. Required if ODR ≥ 4kHz, optional for ODR < 4kHz.
4	INT_ASYNC_RESET	User should change setting to 0 from default setting of 1, for proper INT1 and INT2 pin operation
3:0	-	Reserved



### 13.43 INT\_SOURCEO

Name: INT\_SOURCE0 Address: 101 (65h) Serial IF: R/W Reset value: 0x10 Clock Domain: SCLK\_UI

CIOCIC	Bolliam Scin_Si	
BIT	NAME	FUNCTION
7	-	Reserved
6	UI FSYNC INT1 EN	0: UI FSYNC interrupt not routed to INT1
0	OI_F3TNC_INTI_EN	1: UI FSYNC interrupt routed to INT1
5	PLL RDY INT1 EN	0: PLL ready interrupt not routed to INT1
5	PLL_RDY_INTI_EN	1: PLL ready interrupt routed to INT1
4	RESET_DONE_INT1_EN	0: Reset done interrupt not routed to INT1
4		1: Reset done interrupt routed to INT1
3	UI_DRDY_INT1_EN	0: UI data ready interrupt not routed to INT1
3		1: UI data ready interrupt routed to INT1
2	FIFO THS INT1 EN	0: FIFO threshold interrupt not routed to INT1
2   FIFC	1110_1113_1N11_EN	1: FIFO threshold interrupt routed to INT1
1	FIFO FULL INT1 EN	0: FIFO full interrupt not routed to INT1
1		1: FIFO full interrupt routed to INT1
0	UI_AGC_RDY_INT1_EN	0: UI AGC ready interrupt not routed to INT1
"		1: UI AGC ready interrupt routed to INT1

# 13.44 INT\_SOURCE1

Name: INT\_SOURCE1 Address: 102 (66h) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK\_UI

BIT	NAME	FUNCTION
7:3	-	Reserved
2	WOM_Z_INT1_EN	0: Z-axis WOM interrupt not routed to INT1
		1: Z-axis WOM interrupt routed to INT1
1	WOM_Y_INT1_EN	0: Y-axis WOM interrupt not routed to INT1
		1: Y-axis WOM interrupt routed to INT1
0	WOM X INT1 EN	0: X-axis WOM interrupt not routed to INT1
	VVOIVI_X_IIVIII_EIV	1: X-axis WOM interrupt routed to INT1



### 13.45 INT\_SOURCE3

Name: INT\_SOURCE3 Address: 104 (68h) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK\_UI

BIT	NAME	FUNCTION
7	-	Reserved
6	UI_FSYNC_INT2_EN	0: UI FSYNC interrupt not routed to INT2
0		1: UI FSYNC interrupt routed to INT2
5	PLL RDY INT2 EN	0: PLL ready interrupt not routed to INT2
3	PLL_RDY_INTZ_EN	1: PLL ready interrupt routed to INT2
4	RESET_DONE_INT2_EN	0: Reset done interrupt not routed to INT2
4		1: Reset done interrupt routed to INT2
3	UI_DRDY_INT2_EN	0: UI data ready interrupt not routed to INT2
3		1: UI data ready interrupt routed to INT2
2	FIEO THE INTO EN	0: FIFO threshold interrupt not routed to INT2
	FIFO_THS_INT2_EN	1: FIFO threshold interrupt routed to INT2
1	FIFO FULL INT2 EN	0: FIFO full interrupt not routed to INT2
	FIFO_FOLL_INTZ_EN	1: FIFO full interrupt routed to INT2
0	UI AGC RDY INT2 EN	0: UI AGC ready interrupt not routed to INT2
	OI_AGC_RDT_INTZ_EN	1: UI AGC ready interrupt routed to INT2

### 13.46 INT\_SOURCE4

Name: INT\_SOURCE4 Address: 105 (69h) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK\_UI

BIT	NAME	FUNCTION
7:3	-	Reserved
2	WOM_Z_INT2_EN	0: Z-axis WOM interrupt not routed to INT2
		1: Z-axis WOM interrupt routed to INT2
1	WOM_Y_INT2_EN	0: Y-axis WOM interrupt not routed to INT2
1		1: Y-axis WOM interrupt routed to INT2
0	WOM X INT2 EN	0: X-axis WOM interrupt not routed to INT2
U	VVOIVI_A_IIVIZ_EIV	1: X-axis WOM interrupt routed to INT2

# 13.47 FIFO\_LOST\_PKT0

Name: FIFO\_LOST\_PKT0 Address: 108 (6Ch) Serial IF: R

Reset value: 0x00 Clock Domain: SCLK\_UI

BIT	NAME	FUNCTION
7:0	FIFO_LOST_PKT_CNT[7:0]	Low byte, number of packets lost in the FIFO



#### 13.48 FIFO\_LOST\_PKT1

Name: FIFO\_LOST\_PKT1 Address: 109 (6Dh)

Serial IF: R

Reset value: 0x00 Clock Domain: SCLK\_UI

BIT	NAME	FUNCTION
7:0	FIFO_LOST_PKT_CNT[15:8]	High byte, number of packets lost in the FIFO

### 13.49 SELF\_TEST\_CONFIG

Name: SELF\_TEST\_CONFIG

Address: 112 (70h)
Serial IF: R/W
Reset value: 0x00
Clock Domain: SCLK\_UI

0.00.0	2011/2111 0021/_01	
BIT	NAME	FUNCTION
7	-	Reserved
6	ACCEL ST POWER	Set to 1 for accel self-test
0	ACCEL_31_FOWER	Otherwise set to 0; Set to 0 after self-test is completed
5	EN_AZ_ST	Enable Z-accel self-test
4	EN_AY_ST	Enable Y-accel self-test
3	EN_AX_ST	Enable X-accel self-test
2	EN_GZ_ST	Enable Z-gyro self-test
1	EN_GY_ST	Enable Y-gyro self-test
0	EN_GX_ST	Enable X-gyro self-test

### 13.50 WHO\_AM\_I

Name: WHO\_AM\_I Address: 117 (75h)

Serial IF: R Reset value: 0x3B

Clock Domain: SCLK\_UI

BIT	NAME	FUNCTION
7:0	WHOAMI	Register to indicate to user which device is being accessed

#### **Description:**

This register is used to verify the identity of the device. The contents of WHOAMI is an 8-bit device ID. The default value of the register is 0x3B. This is different from the I<sup>2</sup>C address of the device as seen on the slave I<sup>2</sup>C controller by the applications processor.



# 13.51 REG\_BANK\_SEL

Note: This register is accessible from all register banks

Name: REG\_BANK\_SEL Address: 118 (76h) Serial IF: R/W Reset value: 0x00 Clock Domain: ALL

ologic politiciti. Ale		
BIT	NAME	FUNCTION
7:3	-	Reserved
		Register bank selection
		000: Bank 0 (default)
		001: Bank 1
		010: Bank 2
2:0	BANK_SEL	011: Bank 3
		100: Bank 4
		101: Reserved
		110: Reserved
		111: Reserved



# 14 USER BANK 1 REGISTER MAP – DESCRIPTIONS

This section describes the function and contents of each register within USR Bank 1.

### 14.1 SENSOR\_CONFIGO

Name: SENSOR\_CONFIGO Address: 03 (03h) Serial IF: R/W Reset value: 0x40 Clock Domain: SCLK UI

CIOCK	Bolliam: Seek_of	
BIT	NAME	FUNCTION
7:6	-	Reserved
5	7C DISABLE	0: Z gyroscope is on
3	ZG_DISABLE	1: Z gyroscope is disabled
4 YG	YG DISABLE	0: Y gyroscope is on
4	4 TG_DISABLE	1: Y gyroscope is disabled
3	XG_DISABLE	0: X gyroscope is on
3		1: X gyroscope is disabled
2	ZA DISABLE	0: Z accelerometer is on
Z ZA_DISABLE	ZA_DISABLE	1: Z accelerometer is disabled
1	YA DISABLE	0: Y accelerometer is on
1	TA_DISABLE	1: Y accelerometer is disabled
0	VA DISABLE	0: X accelerometer is on
U	XA_DISABLE	1: X accelerometer is disabled

# 14.2 GYRO\_CONFIG\_STATIC2

Name: GYRO\_CONFIG\_STATIC2

Address: 11 (0Bh)
Serial IF: R/W
Reset value: 0x03
Clock Domain: SCLK UI

0.00.		
BIT	NAME	FUNCTION
7:2	-	Reserved
1	CVDO AAE DIC	0: Enable Anti-Aliasing/Low Pass Filter
1	GYRO_AAF_DIS	1: Disable Anti-Aliasing/Low Pass Filter (default)
0	CYPO NE DIS	0: Enable Notch Filter
0	GYRO_NF_DIS	1: Disable Notch Filter (default)

# 14.3 GYRO\_CONFIG\_STATIC3

Name: GYRO\_CONFIG\_STATIC3

Address: 12 (0Ch)
Serial IF: R/W
Reset value: 0x3F
Clock Domain: SCLK UI

0.00.	300K 2011GIII 001K_01	
BIT	NAME	FUNCTION
7:6	-	Reserved
5:0	GYRO_AAF_DELT	Controls bandwidth of the gyroscope anti-alias filter See section 5.2 for details



### 14.4 GYRO\_CONFIG\_STATIC4

Name: GYRO\_CONFIG\_STATIC4

Address: 13 (0Dh) Serial IF: R/W Reset value: 0x81 Clock Domain: SCLK\_UI

BIT	NAME	FUNCTION
7:0	GYRO_AAF_DELTSQR[7:0]	Controls bandwidth of the gyroscope anti-alias filter See section 5.2 for details

# 14.5 GYRO\_CONFIG\_STATIC5

Name: GYRO\_CONFIG\_STATIC5

Address: 14 (0Eh)
Serial IF: R/W
Reset value: 0x3F
Clock Domain: SCLK\_UI

BIT	NAME	FUNCTION
7:4	GYRO_AAF_BITSHIFT	Controls bandwidth of the gyroscope anti-alias filter
		See section 5.2 for details
3:0	GYRO AAF DELTSQR[11:8]	Controls bandwidth of the gyroscope anti-alias filter
3.0	GTRO_AAF_DELTSQR[11.8]	See section 5.2 for details

### 14.6 GYRO\_CONFIG\_STATIC6

Name: GYRO\_CONFIG\_STATIC6

Address: 15 (0Fh)
Serial IF: R/W
Reset value: 0xEA
Clock Domain: SCLK UI

	<del>-</del>		
BIT	NAME	FUNCTION	
7:0 GYRO X NF COSWZ[7:0]	Used for gyroscope X-axis notch filter frequency selection		
7.0	GTKO_X_NF_CO3WZ[7.0]	See section 5.1 for details	

# 14.7 GYRO\_CONFIG\_STATIC7

Name: GYRO\_CONFIG\_STATIC7

Address: 16 (10h)
Serial IF: R/W
Reset value: 0x28
Clock Domain: SCLK\_UI

•			
В	I	NAME	FUNCTION
7	':O	:0 GYRO Y NF COSWZ[7:0]	Used for gyroscope Y-axis notch filter frequency selection
'	.0	G1KO_1_NF_CO3W2[7.0]	See section 5.1 for details



# 14.8 GYRO\_CONFIG\_STATIC8

Name: GYRO\_CONFIG\_STATIC8

Address: 17 (11h) Serial IF: R/W Reset value: 0x07 Clock Domain: SCLK\_UI

E	3IT	NAME	FUNCTION
7	7:0	GYRO_Z_NF_COSWZ[7:0]	Used for gyroscope Z-axis notch filter frequency selection See section 5.1 for details

# 14.9 GYRO\_CONFIG\_STATIC9

Name: GYRO\_CONFIG\_STATIC9

Address: 18 (12h)
Serial IF: R/W
Reset value: 0x01
Clock Domain: SCLK\_UI

0.00.			
BIT	NAME	FUNCTION	
7:6	-	Reserved	
5	GYRO_Z_NF_COSWZ_SEL[0]	Used for gyroscope Z-axis notch filter frequency selection See section 5.1 for details	
4	GYRO_Y_NF_COSWZ_SEL[0]	Used for gyroscope Y-axis notch filter frequency selection See section 5.1 for details	
3	GYRO_X_NF_COSWZ_SEL[0]	Used for gyroscope X-axis notch filter frequency selection See section 5.1 for details	
2	GYRO_Z_NF_COSWZ[8]	Used for gyroscope Z-axis notch filter frequency selection See section 5.1 for details	
1	GYRO_Y_NF_COSWZ[8]	Used for gyroscope Y-axis notch filter frequency selection See section 5.1 for details	
0	GYRO_X_NF_COSWZ[8]	Used for gyroscope X-axis notch filter frequency selection See section 5.1 for details	

# 14.10 GYRO\_CONFIG\_STATIC10

Name: GYRO\_CONFIG\_STATIC10

Address: 19 (13h) Serial IF: R/W Reset value: 0x11 Clock Domain: SCLK UI

	**** = ********	
BIT	NAME	FUNCTION
7	-	Reserved
6:4	CVPO NE DW SEL	Selects bandwidth for gyroscope notch filter
0.4	GYRO_NF_BW_SEL	See section 5.1 for details
3:1	CYPO LIDE DW IND	Selects HPF 3dB cutoff frequency bandwidth
3:1   G1KO_1	GYRO_HPF_BW_IND	See section 5.6 for details
		Selects HPF filter order (see section 5.6 for details)
0	GYRO_HPF_ORD_IND	0: 1 <sup>st</sup> order HPF
		1: 2 <sup>nd</sup> order HPF



### 14.11 XG\_ST\_DATA

Name: XG\_ST\_DATA Address: 95 (5Fh) Serial IF: R/W

Reset value: 0xXX (The value in this register indicates the self-test output generated during manufacturing tests)

Clock Domain: SCLK\_UI

BIT	NAME	FUNCTION
7:0	XG_ST_DATA	X-gyro self-test data

### 14.12 YG\_ST\_DATA

Name: YG\_ST\_DATA Address: 96 (60h) Serial IF: R/W

Reset value: 0xXX (The value in this register indicates the self-test output generated during manufacturing tests)

Clock Domain: SCLK UI

BIT	NAME	FUNCTION
7:0	YG_ST_DATA	Y-gyro self-test data

### 14.13 ZG\_ST\_DATA

Name: ZG\_ST\_DATA Address: 97 (61h) Serial IF: R/W

Reset value: 0xXX (The value in this register indicates the self-test output generated during manufacturing tests)

Clock Domain: SCLK\_UI

BIT	NAME	FUNCTION
7:0	ZG_ST_DATA	Z-gyro self-test data

#### **14.14TMSTVAL0**

Name: TMSTVAL0 Address: 98 (62h) Serial IF: R Reset value: 0x00 Clock Domain: SCLK\_UI

BIT	NAME	FUNCTION
7:0	TMST_VALUE[7:0]	When TMST_STROBE is programmed, the current value of the internal
		counter is latched to this register. Allows the full 20-bit precision of the time
		stamp to be read back.

#### **14.15 TMSTVAL1**

Name: TMSTVAL1 Address: 99 (63h) Serial IF: R Reset value: 0x00 Clock Domain: SCLK UI

BIT	NAME	FUNCTION
7:0	TMST_VALUE[15:8]	When TMST_STROBE is programmed, the current value of the internal
		counter is latched to this register. Allows the full 20-bit precision of the time
		stamp to be read back.



#### **14.16 TMSTVAL2**

Name: TMSTVAL2 Address: 100 (64h) Serial IF: R

Reset value: 0x00 Clock Domain: SCLK\_UI

BIT	NAME	FUNCTION
7:4	-	Reserved
3:0	TMST_VALUE[19:16]	When TMST_STROBE is programmed, the current value of the internal
		counter is latched to this register. Allows the full 20-bit precision of the time
		stamp to be read back.

# 14.17 INTF\_CONFIG4

Name: INTF\_CONFIG4 Address: 122 (7Ah) Serial IF: R/W Reset value: 0x02 Clock Domain: SCLK\_UI

BIT	NAME	FUNCTION
7:2	-	Reserved
1	SPI_AP_4WIRE	0: AP interface uses 3-wire SPI mode
1		1: AP interface uses 4-wire SPI mode (default)
0	-	Reserved

# 14.18 INTF\_CONFIG5

Name: INTF\_CONFIG5 Address: 123 (7Bh) Serial IF: R/W Reset value: 0x24 Clock Domain: SCLK\_UI

BIT NAME FUNCTION

7:3 - Reserved

Selects among the following functionalities for pin 9
00: INT2
01: FSYNC
10: Reserved
11: Reserved

0 - Reserved



# 15 USER BANK 2 REGISTER MAP – DESCRIPTIONS

This section describes the function and contents of each register within USR Bank 2.

#### 15.1 ACCEL CONFIG STATIC2

Name: ACCEL\_CONFIG\_STATIC2

Address: 03 (03h)
Serial IF: R/W
Reset value: 0x7F
Clock Domain: SCLK UI

0.00.0		
BIT	NAME	FUNCTION
7	-	Reserved
6:1	ACCEL_AAF_DELT	Controls bandwidth of the accelerometer anti-alias filter See section 5.2 for details
0	ACCEL_AAF_DIS	O: Enable accelerometer anti-aliasing filter     1: Disable accelerometer anti-aliasing filter (default)

### 15.2 ACCEL\_CONFIG\_STATIC3

Name: ACCEL\_CONFIG\_STATIC3

Address: 04 (04h)
Serial IF: R/W
Reset value: 0x81
Clock Domain: SCLK\_UI

BIT	NAME	FUNCTION
7:0 ACC	ACCEL_AAF_DELTSQR[7:0]	Controls bandwidth of the accelerometer anti-alias filter
		See section 5.2 for details

### 15.3 ACCEL\_CONFIG\_STATIC4

Name: ACCEL\_CONFIG\_STATIC4

Address: 05 (05h)
Serial IF: R/W
Reset value: 0x3F
Clock Domain: SCLK\_UI

BIT	NAME	FUNCTION
7:4 ACCEL AAF BITSHIFT	Controls bandwidth of the accelerometer anti-alias filter	
7.4	ACCEL_AAF_BITSHIFT	See section 5.2 for details
3:0	ACCEL_AAF_DELTSQR[11:8]	Controls bandwidth of the accelerometer anti-alias filter
5.0		See section 5.2 for details

### 15.4 XA\_ST\_DATA

Name: XA\_ST\_DATA Address: 59 (3Bh) Serial IF: R/W

Reset value: 0xXX (The value in this register indicates the self-test output generated during manufacturing tests)

Clock Domain: SCLK UI

BIT	NAME	FUNCTION
7:0	XA_ST_DATA	X-accel self-test data



# 15.5 YA\_ST\_DATA

Name: YA\_ST\_DATA Address: 60 (3Ch) Serial IF: R/W

Reset value: 0xXX (The value in this register indicates the self-test output generated during manufacturing tests)

Clock Domain: SCLK UI

BIT	NAME	FUNCTION
7:0	YA_ST_DATA	Y-accel self-test data

# 15.6 ZA\_ST\_DATA

Name: ZA\_ST\_DATA Address: 61 (3Dh) Serial IF: R/W

Reset value: 0xXX (The value in this register indicates the self-test output generated during manufacturing tests)

Clock Domain: SCLK UI

BIT	NAME	FUNCTION
7:0	ZA_ST_DATA	Z-accel self-test data



# 16 USER BANK 4 REGISTER MAP – DESCRIPTIONS

This section describes the function and contents of each register within USR Bank 4.

### 16.1 ACCEL\_WOM\_X\_THR

Name: ACCEL\_WOM\_X\_THR Address: 74 (4Ah) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK\_UI

BIT	NAME	FUNCTION
		Threshold value for the Wake on Motion Interrupt for X-axis accelerometer
7:0	WOM_X_TH	WoM thresholds are expressed in fixed "mg" independent of the selected
		Range [Og : 1g]: Resolution 1g/256=~3.9mg

# 16.2 ACCEL\_WOM\_Y\_THR

Name:  $ACCEL\_WOM\_Y\_THR$ 

Address: 75 (48h) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK UI

DIT	NAME	FUNCTION
BIT	NAME	FUNCTION
7:0	WOM Y TH	Threshold value for the Wake on Motion Interrupt for Y-axis accelerometer WoM thresholds are expressed in fixed "mg" independent of the selected
7.0		Range [0g: 1g]; Resolution 1g/256=~3.9mg

# 16.3 ACCEL\_WOM\_Z\_THR

Name: ACCEL\_WOM\_Z\_THR

Address: 76 (4Ch) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK\_UI

BIT	NAME	FUNCTION
7:0	WOM Z TH	Threshold value for the Wake on Motion Interrupt for Z-axis accelerometer WoM thresholds are expressed in fixed "mg" independent of the selected
7.0	WOW_Z_TH	Range [0g : 1g]; Resolution 1g/256=~3.9mg

### 16.4 OFFSET\_USER0

Name: OFFSET\_USER0 Address: 119 (77h) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK UI

BIT	NAME	FUNCTION
7:0	GYRO X OFFUSER[7:0]	Lower bits of X-gyro offset programmed by user. Max value is ±64 dps,
7.0	GTRO_X_OFFO3ER[7.0]	resolution is 1/32 dps.



# 16.5 OFFSET\_USER1

Name	Name: OFFSET_USER1		
Addre	ess: 120 (78h)		
Serial	IF: R/W		
Reset	value: 0x00		
Clock	Domain: SCLK_UI		
BIT NAME FUNCTION		FUNCTION	
7:4	GYRO_Y_OFFUSER[11:8]	Upper bits of Y-gyro offset programmed by user. Max value is $\pm 64$ dps, resolution is $1/32$ dps.	
3:0	GYRO_X_OFFUSER[11:8]	Upper bits of X-gyro offset programmed by user. Max value is ±64 dps,	

resolution is 1/32 dps.

# 16.6 OFFSET\_USER2

Name	Name: OFFSET_USER2		
Addre	Address: 121 (79h)		
Serial	IF: R/W		
Reset	Reset value: 0x00		
Clock	Clock Domain: SCLK_UI		
BIT	BIT NAME FUNCTION		
7:0	GYRO_Y_OFFUSER[7:0]	Lower bits of Y-gyro offset programmed by user. Max value is ±64 dps, resolution is 1/32 dps.	

### 16.7 OFFSET USER3

	<del>-</del>		
Name	Name: OFFSET_USER3		
Addre	ess: 122 (7Ah)		
Serial	IF: R/W		
Reset	Reset value: 0x00		
Clock	Clock Domain: SCLK_UI		
BIT	NAME	FUNCTION	
7:0	GYRO_Z_OFFUSER[7:0]	Lower bits of Z-gyro offset programmed by user. Max value is $\pm 64$ dps, resolution is $1/32$ dps.	

### 16.8 OFFSET\_USER4

Name: OFFSET\_USER4 Address: 123 (7Bh) Serial IF: R/W Reset value: 0x00 Clock Domain: SCLK\_UI NAME **FUNCTION** BIT Upper bits of X-accel offset programmed by user. Max value is ±1g, 7:4 ACCEL\_X\_OFFUSER[11:8] resolution is 0.5mg. Upper bits of Z-gyro offset programmed by user. Max value is ±64 dps, GYRO\_Z\_OFFUSER[11:8] 3:0 resolution is 1/32 dps.



# 16.9 OFFSET\_USER5

Name	Name: OFFSET_USER5		
Addre	Address: 124 (7Ch)		
Serial	Serial IF: R/W		
Reset	Reset value: 0x00		
Clock	Clock Domain: SCLK_UI		
BIT	SIT NAME FUNCTION		
7:0	ACCEL_X_OFFUSER[7:0]	Lower bits of X-accel offset programmed by user. Max value is $\pm 1$ g, resolution is 0.5mg.	

# 16.10 OFFSET\_USER6

Name	Name: OFFSET_USER6		
Addr	Address: 125 (7Dh)		
Seria	IF: R/W		
Reset	Reset value: 0x00		
Clock	Clock Domain: SCLK_UI		
BIT	BIT NAME FUNCTION		
7:0	ACCEL_Y_OFFUSER[7:0]	Lower bits of Y-accel offset programmed by user. Max value is ±1g, resolution is 0.5mg.	

# 16.11 OFFSET\_USER7

Name	Name: OFFSET_USER7		
Addre	Address: 126 (7Eh)		
Serial	Serial IF: R/W		
Reset	Reset value: 0x00		
Clock	Clock Domain: SCLK_UI		
BIT	NAME	FUNCTION	
7:4	ACCEL_Z_OFFUSER[11:8]	Upper bits of Z-accel offset programmed by user. Max value is $\pm 1$ g, resolution is 0.5mg.	
3:0	ACCEL_Y_OFFUSER[11:8]	Upper bits of Y-accel offset programmed by user. Max value is ±1g, resolution is 0.5mg.	

# 16.12 OFFSET\_USER8

Name	Name: OFFSET_USER8		
Addre	ess: 127 (7Fh)		
Serial	IF: R/W		
Reset	Reset value: 0x00		
Clock	Clock Domain: SCLK_UI		
BIT	BIT NAME FUNCTION		
7:0	ACCEL_Z_OFFUSER[7:0]	Lower bits of Z-accel offset programmed by user. Max value is ±1g, resolution is 0.5mg.	



# 17 REFERENCE

Please refer to "InvenSense MEMS Handling Application Note (AN-IVS-0002A-00)" for the following information:

- Manufacturing Recommendations
  - o Assembly Guidelines and Recommendations
  - o PCB Design Guidelines and Recommendations
  - o MEMS Handling Instructions
  - o ESD Considerations
  - o Reflow Specification
  - Storage Specifications
  - Package Marking Specification
  - o Tape & Reel Specification
  - o Reel & Pizza Box Label
  - Packaging
  - o Representative Shipping Carton Label
- Compliance
  - Environmental Compliance
  - o DRC Compliance
  - o Compliance Declaration Disclaimer



# **18 REVISION HISTORY**

Revision Date	Revision	Description
08/01/2019	1.0	Initial Release
10/24/2019	1.1	Updated Section 9
06/07/2022	1.2	Formatting updates



This information furnished by InvenSense or its affiliates ("TDK InvenSense") is believed to be accurate and reliable. However, no responsibility is assumed by TDK InvenSense for its use, or for any infringements of patents or other rights of third parties that may result from its use. Specifications are subject to change without notice. TDK InvenSense reserves the right to make changes to this product, including its circuits and software, in order to improve its design and/or performance, without prior notice. TDK InvenSense makes no warranties, neither expressed nor implied, regarding the information and specifications contained in this document. TDK InvenSense assumes no responsibility for any claims or damages arising from information contained in this document, or from the use of products and services detailed therein. This includes, but is not limited to, claims or damages based on the infringement of patents, copyrights, mask work and/or other intellectual property rights.

Certain intellectual property owned by InvenSense and described in this document is patent protected. No license is granted by implication or otherwise under any patent or patent rights of InvenSense. This publication supersedes and replaces all information previously supplied. Trademarks that are registered trademarks are the property of their respective companies. TDK InvenSense sensors should not be used or sold in the development, storage, production or utilization of any conventional or mass-destructive weapons or for any other weapons or life threatening applications, as well as in any other life critical applications such as medical equipment, transportation, aerospace and nuclear instruments, undersea equipment, power plant equipment, disaster prevention and crime prevention equipment.

©2019—2022 InvenSense. All rights reserved. InvenSense, MotionTracking, MotionProcessing, MotionProcessor, MotionFusion, MotionApps, DMP, AAR, and the InvenSense logo are trademarks of InvenSense, Inc. The TDK logo is a trademark of TDK Corporation. Other company and product names may be trademarks of the respective companies with which they are associated.



©2019—2022 InvenSense. All rights reserved.